Zenode.ai Logo
Beta
20 TSSOP
Integrated Circuits (ICs)

SN74AC374NSR

Active
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SO

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20 TSSOP
Integrated Circuits (ICs)

SN74AC374NSR

Active
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SO

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AC374NSR
Clock Frequency155 MHz
Current - Output High, Low24 mA
Current - Quiescent (Iq)4 çA
FunctionStandard
Input Capacitance4.5 pF
Max Propagation Delay @ V, Max CL9.5 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case20-SOIC
Package / Case0.209 "
Package / Case5.3 mm
Supplier Device Package20-SO
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

CD74AC374 Series

Octal D-Type Flip-Flops with 3-State Outputs

PartOutput TypeNumber of ElementsPackage / CasePackage / CasePackage / CaseTypeNumber of Bits per ElementCurrent - Quiescent (Iq)Operating Temperature [Max]Operating Temperature [Min]FunctionVoltage - Supply [Max]Voltage - Supply [Min]Trigger TypeClock FrequencyInput CapacitanceMax Propagation Delay @ V, Max CLCurrent - Output High, LowSupplier Device PackageMounting TypeOperating Temperature [Max]Operating Temperature [Min]Package / Case [y]Package / Case [y]Package / Case [x]
Product Image
Texas Instruments
Non-Inverted
Tri-State
1
20-DIP
7.62 mm
0.3 in
D-Type
8
8 ÁA
125 °C
-55 °C
Standard
5.5 V
1.5 V
Positive Edge
125 MHz
10 pF
10.8 ns
24 mA
20-PDIP
Through Hole
20-SOIC,DW
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-SOIC
Surface Mount
85 °C
-40 °C
0.295 in
7.5 mm
20 TSSOP
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
5.3 mm
0.209 "
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-SO
Surface Mount
85 °C
-40 °C
20-DIP
Texas Instruments
Non-Inverted
Tri-State
1
20-DIP
7.62 mm
0.3 in
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-PDIP
Through Hole
85 °C
-40 °C
20-SOIC Pkg
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
24 mA
20-SOIC
Surface Mount
85 °C
-40 °C
0.295 in
7.5 mm
SOIC (DW)
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
D-Type
8
8 ÁA
125 °C
-55 °C
Standard
5.5 V
1.5 V
Positive Edge
125 MHz
10 pF
10.8 ns
24 mA
20-SOIC
Surface Mount
0.295 in
7.5 mm
20-SOIC
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
D-Type
8
8 ÁA
125 °C
-55 °C
Standard
5.5 V
1.5 V
Positive Edge
125 MHz
10 pF
10.8 ns
24 mA
20-SOIC
Surface Mount
0.295 in
7.5 mm
20-TSSOP
Texas Instruments
Non-Inverted
Tri-State
1
20-TSSOP
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-TSSOP
Surface Mount
85 °C
-40 °C
4.4 mm
0.173 in
20-TSSOP
Texas Instruments
Non-Inverted
Tri-State
1
20-TSSOP
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-TSSOP
Surface Mount
85 °C
-40 °C
4.4 mm
0.173 in
20 TSSOP
Texas Instruments
Non-Inverted
Tri-State
1
20-SOIC
5.3 mm
0.209 "
D-Type
8
4 çA
Standard
6 V
2 V
Positive Edge
155 MHz
4.5 pF
9.5 ns
24 mA
20-SO
Surface Mount
85 °C
-40 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.99
10$ 0.89
25$ 0.84
100$ 0.69
250$ 0.64
500$ 0.57
1000$ 0.45
Digi-Reel® 1$ 0.99
10$ 0.89
25$ 0.84
100$ 0.69
250$ 0.64
500$ 0.57
1000$ 0.45
Tape & Reel (TR) 2000$ 0.33

Description

General part information

CD74AC374 Series

The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

Documents

Technical documentation and resources