ZL40207LDG1
ActiveLOW SKEW CLOCK DRIVER, 4000/14000/40000 SERIES, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CMOS
Deep-Dive with AI
Search across all available documentation for this part.
ZL40207LDG1
ActiveLOW SKEW CLOCK DRIVER, 4000/14000/40000 SERIES, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CMOS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ZL40207LDG1 |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 750 MHz |
| Input | LVCMOS, HCSL, CML, LVDS, LVPECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 32-VFQFN Exposed Pad |
| Ratio - Input:Output | 1:8 |
| Supplier Device Package | 32-QFN (5x5) |
| Type | Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 6.84 | |
| 25 | $ 5.69 | |||
| 100 | $ 5.51 | |||
| Microchip Direct | TRAY | 1 | $ 6.84 | |
| 25 | $ 5.69 | |||
| 100 | $ 5.18 | |||
| 1000 | $ 4.80 | |||
| 5000 | $ 4.54 | |||
| Newark | Each | 100 | $ 5.18 | |
Description
General part information
ZL40207 Series
The ZL40207 is an LVPECL clock fan out buffer with eight output clock drivers capable of operating at frequencies up to 750MHz.
The ZL40207 provides an internal input termination network for DC and AC coupled inputs; optional input biasing for AC coupled inputs is also provided. The ZL40207 can accept DC or AC coupled LVPECL and LVDS input signals, AC coupled CML or HCSL input signals, and single ended signals. A pin compatible device with external termination is also available.
The ZL40207 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.
Documents
Technical documentation and resources
