Integrated Circuits (ICs)

SN74LVC823APWR

Active

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 1-ELEMENT 24-PIN TSSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsTI IBIS File Creation, Validation, and Distribution Processes Selecting the Right Level Translation Solution (Rev. A)+26

Integrated Circuits (ICs)

SN74LVC823APWR

Active

Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 1-ELEMENT 24-PIN TSSOP T/R

Deep-Dive with AI

DocumentsTI IBIS File Creation, Validation, and Distribution Processes Selecting the Right Level Translation Solution (Rev. A)+26

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LVC823APWR

Clock Frequency	150 MHz
Current - Output High, Low	24 mA
Current - Quiescent (Iq)	10 µA
Input Capacitance	5 pF
Max Propagation Delay @ V, Max CL	8 ns
Mounting Type	Surface Mount
Number of Bits per Element	9
Number of Elements	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	Tri-State, Non-Inverted
Package / Case	24-TSSOP
Package / Case	0.173 in, 4.4 mm
Supplier Device Package	24-TSSOP
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	3.6 V
Voltage - Supply [Min]	1.65 V

SN74LVC823A Series

9-Bit Bus-Interface Flip-Flop With 3-State Outputs

Part	Number of Elements	Current - Quiescent (Iq)	Trigger Type	Output Type	Package / Case	Max Propagation Delay @ V, Max CL	Voltage - Supply [Min]	Voltage - Supply [Max]	Current - Output High, Low	Type	Input Capacitance	Clock Frequency	Supplier Device Package	Mounting Type	Number of Bits per Element	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case	Package / Case [y]	Package / Case [y]	Package / Case [custom]	Package / Case [custom]
Texas Instruments SN74LVC823ADBR	1	10 µA	Positive Edge	Non-Inverted Tri-State	24-SSOP	8 ns	1.65 V	3.6 V	24 mA	D-Type	5 pF	150 MHz	24-SSOP	Surface Mount	9	85 °C	-40 °C
Texas Instruments SN74LVC823APWR	1	10 µA	Positive Edge	Non-Inverted Tri-State	24-TSSOP	8 ns	1.65 V	3.6 V	24 mA	D-Type	5 pF	150 MHz	24-TSSOP	Surface Mount	9	85 °C	-40 °C	0.173 in 4.4 mm
Texas Instruments SN74LVC823APWT	1	10 µA	Positive Edge	Non-Inverted Tri-State	24-TSSOP	8 ns	1.65 V	3.6 V	24 mA	D-Type	5 pF	150 MHz	24-TSSOP	Surface Mount	9	85 °C	-40 °C	0.173 in 4.4 mm
Texas Instruments SN74LVC823ADGVR	1	10 µA	Positive Edge	Non-Inverted Tri-State	24-TFSOP	8 ns	1.65 V	3.6 V	24 mA	D-Type	5 pF	150 MHz	24-TVSOP	Surface Mount	9	85 °C	-40 °C		4.4 mm	0.173 in
Texas Instruments SN74LVC823ADW	1	10 µA	Positive Edge	Non-Inverted Tri-State	24-SOIC	8 ns	1.65 V	3.6 V	24 mA	D-Type	5 pF	150 MHz	24-SOIC	Surface Mount	9	85 °C	-40 °C				7.5 mm	0.295 in

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 1.02
		10	$ 0.91
		25	$ 0.86
		100	$ 0.71
		250	$ 0.66
		500	$ 0.59
		1000	$ 0.46
	Digi-Reel®	1	$ 1.02
		10	$ 0.91
		25	$ 0.86
		100	$ 0.71
		250	$ 0.66
		500	$ 0.59
		1000	$ 0.46
	Tape & Reel (TR)	2000	$ 0.43
		6000	$ 0.41
		10000	$ 0.39
Texas Instruments	LARGE T&R	1	$ 0.75
		100	$ 0.58
		250	$ 0.43
		1000	$ 0.30

Description

General part information

SN74LVC823A Series

This 9-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V VCCoperation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable (CLKEN)\ input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN\ high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear (CLR)\ input low causes the nine Q outputs to go low, independently of the clock.

Documents

Technical documentation and resources

SN74LVC823APWR

Deep-Dive with AI

SN74LVC823APWR

Deep-Dive with AI

Technical Specifications

SN74LVC823A Series

Pricing

Description

SN74LVC823A Series

Documents

TI IBIS File Creation, Validation, and Distribution Processes

Selecting the Right Level Translation Solution (Rev. A)

Understanding Advanced Bus-Interface Products Design Guide

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Standard Linear & Logic for PCs, Servers & Motherboards

Live Insertion

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

Signal Switch Data Book (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

SN74LVC823A datasheet (Rev. I)

Input and Output Characteristics of Digital Integrated Circuits

Logic Guide (Rev. AB)

Design Summary for WCSP Little Logic (Rev. B)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Low-Voltage Logic (LVC) Designer's Guide

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Power-Up Behavior of Clocked Devices (Rev. B)

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Texas Instruments Little Logic Application Report

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

How to Select Little Logic (Rev. A)

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

LVC Characterization Information

Little Logic Guide 2018 (Rev. G)

LOGIC Pocket Data Book (Rev. B)

SN74LVC823A Series