Zenode.ai Logo
Beta
20-pin (PW) package image
Integrated Circuits (ICs)

SN74ABT374APWR

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

20-pin (PW) package image
Integrated Circuits (ICs)

SN74ABT374APWR

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ABT374APWR
Clock Frequency200 MHz
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
FunctionStandard
Input Capacitance3.5 pF
Max Propagation Delay @ V, Max CL6.6 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case20-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package20-TSSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.97
10$ 0.87
25$ 0.82
100$ 0.68
250$ 0.63
500$ 0.56
1000$ 0.44
Digi-Reel® 1$ 0.97
10$ 0.87
25$ 0.82
100$ 0.68
250$ 0.63
500$ 0.56
1000$ 0.44
Tape & Reel (TR) 2000$ 0.36
Texas InstrumentsLARGE T&R 1$ 0.72
100$ 0.55
250$ 0.41
1000$ 0.29

Description

General part information

SN74ABT374A Series

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the SN54ABT374 and SN74ABT374A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable () input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.