Integrated Circuits (ICs)

CDCLVD1213RGTT

Active

LOW JITTER, 1:4 UNIVERSAL-TO-LVDS BUFFER WITH SELECTABLE OUTPUT DIVIDER

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsCDCLVD1213 1:4 Low Additive Jitter LVDS Buffer With Divider datasheet (Rev. A)Low-Additive Jitter, Four-LVDS-Outputs Clock Buffer With Divider EVM

Integrated Circuits (ICs)

CDCLVD1213RGTT

Active

Texas Instruments

LOW JITTER, 1:4 UNIVERSAL-TO-LVDS BUFFER WITH SELECTABLE OUTPUT DIVIDER

Deep-Dive with AI

DocumentsCDCLVD1213 1:4 Low Additive Jitter LVDS Buffer With Divider datasheet (Rev. A)Low-Additive Jitter, Four-LVDS-Outputs Clock Buffer With Divider EVM

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	CDCLVD1213RGTT

Differential - Input:Output [custom]	True
Differential - Input:Output [custom]	True
Frequency - Max [Max]	800 MHz
Mounting Type	Surface Mount
Number of Circuits	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output	LVDS
Package / Case	16-VFQFN Exposed Pad
Ratio - Input:Output	1:4
Supplier Device Package	16-VQFN (3x3)
Type	Divider, Fanout Buffer (Distribution)
Voltage - Supply [Max]	2.625 V
Voltage - Supply [Min]	2.375 V

CDCLVD1213 Series

Low jitter, 1:4 universal-to-LVDS buffer with selectable output divider

Part	Number of Circuits	Operating Temperature [Max]	Operating Temperature [Min]	Voltage - Supply [Min]	Voltage - Supply [Max]	Output	Frequency - Max [Max]	Supplier Device Package	Type	Package / Case	Ratio - Input:Output	Mounting Type	Supplied Contents	Function	Utilized IC / Part
Texas Instruments CDCLVD1213RGTR	1	85 °C	-40 °C	2.375 V	2.625 V	LVDS	800 MHz	16-VQFN (3x3)	Divider Fanout Buffer (Distribution)	16-VFQFN Exposed Pad	1:4	Surface Mount
Texas Instruments CDCLVD1213RGTT	1	85 °C	-40 °C	2.375 V	2.625 V	LVDS	800 MHz	16-VQFN (3x3)	Divider Fanout Buffer (Distribution)	16-VFQFN Exposed Pad	1:4	Surface Mount
Texas Instruments CDCLVD1213EVM									Timing				Board(s)	Clock Buffer	CDCLVD1213

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 10.66
		10	$ 9.63
		25	$ 9.18
		100	$ 7.97
	Digi-Reel®	1	$ 10.66
		10	$ 9.63
		25	$ 9.18
		100	$ 7.97
	Tape & Reel (TR)	250	$ 7.61
		500	$ 6.94
		1250	$ 6.05
Texas Instruments	SMALL T&R	1	$ 8.16
		100	$ 6.65
		250	$ 5.23
		1000	$ 4.43

Description

General part information

CDCLVD1213 Series

The CDCLVD1213 clock buffer distributes an input clock to 4 pairs of differential LVDS clock outputs with low additive jitter for clock distribution. The input can either be LVDS, LVPECL, or CML.

The CDCLVD1213 contains a high performance divider for one output (QD) which can divide the input clock signal by a factor of 1, 2, or 4.

The CDCLVD1213 is specifically designed for driving 50-Ω transmission lines. The part supports a fail-safe function. The device incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

Documents

Technical documentation and resources

CDCLVD1213 1:4 Low Additive Jitter LVDS Buffer With Divider datasheet (Rev. A)

Data sheet

Low-Additive Jitter, Four-LVDS-Outputs Clock Buffer With Divider EVM

User guide