Zenode.ai Logo
Beta
SOT-SC70 (DCK)
Integrated Circuits (ICs)

SN74LVC1G79QDCKTQ1

Active
Texas Instruments

AUTOMOTIVE SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SOT-SC70 (DCK)
Integrated Circuits (ICs)

SN74LVC1G79QDCKTQ1

Active
Texas Instruments

AUTOMOTIVE SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC1G79QDCKTQ1
Clock Frequency160 MHz
Current - Output High, Low [x]32 mA
Current - Output High, Low [y]32 mA
Current - Quiescent (Iq)10 µA
FunctionStandard
GradeAutomotive
Input Capacitance4 pF
Max Propagation Delay @ V, Max CL5 ns
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeNon-Inverted
Package / CaseSC-70-5, 5-TSSOP, SOT-353
QualificationAEC-Q100
Supplier Device PackageSC-70-5
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.94
10$ 0.84
25$ 0.80
100$ 0.66
Digi-Reel® 1$ 0.94
10$ 0.84
25$ 0.80
100$ 0.66
Tape & Reel (TR) 250$ 0.58
500$ 0.53
750$ 0.50
1250$ 0.47
1750$ 0.45
2500$ 0.44
6250$ 0.40
12500$ 0.38
25000$ 0.36
Texas InstrumentsSMALL T&R 1$ 0.81
100$ 0.55
250$ 0.43
1000$ 0.28

Description

General part information

SN74LVC1G79-Q1 Series

The SN74LVC1G79 device is a single positive-edge-triggered D-type flip-flop that is designed for 1.65-V to 5.5-V VCCoperation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Documents

Technical documentation and resources

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

User guide

Understanding Advanced Bus-Interface Products Design Guide

Application note

Standard Linear & Logic for PCs, Servers & Motherboards

More literature

LOGIC Pocket Data Book (Rev. B)

User guide

CMOS Power Consumption and CPD Calculation (Rev. B)

Application note

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

More literature

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

Logic Guide (Rev. AB)

Selection guide

Texas Instruments Little Logic Application Report

Application note

How to Select Little Logic (Rev. A)

Application note

Input and Output Characteristics of Digital Integrated Circuits

Application note

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note

Little Logic Guide 2018 (Rev. G)

Selection guide

TI IBIS File Creation, Validation, and Distribution Processes

Application note

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Application note

Low-Voltage Logic (LVC) Designer's Guide

Design guide

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Application note

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

SN74LVC1G79-Q1 Single Positive-Edge-Triggered D-Type Flip-Flop datasheet

Data sheet

Signal Switch Data Book (Rev. A)

User guide

LVC Characterization Information

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Live Insertion

Application note

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Application note

Design Summary for WCSP Little Logic (Rev. B)

Product overview

Selecting the Right Level Translation Solution (Rev. A)

Application note