LMK00334RTVRQ1
ActiveAUTOMOTIVE 4-OUTPUT PCIE® GEN1/GEN2/GEN3/GEN4/GEN5 CLOCK BUFFER AND LEVEL TRANSLATOR
Deep-Dive with AI
Search across all available documentation for this part.
LMK00334RTVRQ1
ActiveAUTOMOTIVE 4-OUTPUT PCIE® GEN1/GEN2/GEN3/GEN4/GEN5 CLOCK BUFFER AND LEVEL TRANSLATOR
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK00334RTVRQ1 |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 400 MHz |
| Grade | Automotive |
| Input | HSTL, SSTL, LVDS, Crystal, LVPECL, CML, HCSL |
| Main Purpose | PCI Express (PCIe) |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 105 ░C |
| Operating Temperature [Min] | -40 °C |
| Output | HCSL, LVCMOS |
| PLL | False |
| Qualification | AEC-Q100 |
| Ratio - Input:Output | 3:5 |
| Supplier Device Package | 32-WQFN (5x5) |
| Voltage - Supply [Max] | 3.45 V |
| Voltage - Supply [Min] | 3.15 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 2.91 | |
| 10 | $ 2.61 | |||
| 25 | $ 2.47 | |||
| 100 | $ 2.14 | |||
| 250 | $ 2.03 | |||
| 500 | $ 1.82 | |||
| Digi-Reel® | 1 | $ 2.91 | ||
| 10 | $ 2.61 | |||
| 25 | $ 2.47 | |||
| 100 | $ 2.14 | |||
| 250 | $ 2.03 | |||
| 500 | $ 1.82 | |||
| Tape & Reel (TR) | 1000 | $ 1.54 | ||
| 2000 | $ 1.46 | |||
| 5000 | $ 1.41 | |||
| Texas Instruments | LARGE T&R | 1 | $ 2.20 | |
| 100 | $ 1.92 | |||
| 250 | $ 1.35 | |||
| 1000 | $ 1.09 | |||
Description
General part information
LMK00334-Q1 Series
The LMK00334 -Q1 device is a 4-output HCSL fanout buffer intended for high-frequency, low-jitter clock, data distribution, and level translation. It is capable of distributing the reference clock for ADCs, DACs, multi-gigabit ethernet, XAUI, fibre channel, SATA/SAS, SONET/SDH, CPRI, and high-frequency backplanes.
The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of two HCSL outputs and one LVCMOS output. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00334 -Q1 operates from a 3.3-V core supply and three independent 3.3-V or 2.5-V output supplies.
The LMK00334 -Q1 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.
