Zenode.ai Logo
Beta
SOIC (DW)
Integrated Circuits (ICs)

SN74AC373MDWREP

Active
Texas Instruments

ENHANCED PRODUCT OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (DW)
Integrated Circuits (ICs)

SN74AC373MDWREP

Active
Texas Instruments

ENHANCED PRODUCT OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AC373MDWREP
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation7.5 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeTri-State
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 3.19
10$ 2.86
25$ 2.70
100$ 2.34
250$ 2.22
500$ 2.00
1000$ 1.68
Digi-Reel® 1$ 3.19
10$ 2.86
25$ 2.70
100$ 2.34
250$ 2.22
500$ 2.00
1000$ 1.68
Tape & Reel (TR) 2000$ 1.60
6000$ 1.54
Texas InstrumentsLARGE T&R 1$ 2.40
100$ 2.11
250$ 1.48
1000$ 1.19

Description

General part information

SN74AC373-EP Series

This 8-bit latch features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.