Zenode.ai Logo
Beta
Texas Instruments-TSB41AB3MPFPEP Transceivers Misc Transceiver 1TX 1RX 400Mbps 80-Pin HTQFP EP Tray
Integrated Circuits (ICs)

ADS58C48IPFP

Active
Texas Instruments

4-CHANNEL QUAD ADC PIPELINED 200MSPS 11-BIT PARALLEL/LVDS 80-PIN HTQFP EP TRAY

Deep-Dive with AI

Search across all available documentation for this part.

Texas Instruments-TSB41AB3MPFPEP Transceivers Misc Transceiver 1TX 1RX 400Mbps 80-Pin HTQFP EP Tray
Integrated Circuits (ICs)

ADS58C48IPFP

Active
Texas Instruments

4-CHANNEL QUAD ADC PIPELINED 200MSPS 11-BIT PARALLEL/LVDS 80-PIN HTQFP EP TRAY

Technical Specifications

Parameters and characteristics for this part

SpecificationADS58C48IPFP
Data InterfaceSerial, Parallel
Mounting TypeSurface Mount
Number of Channels4
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case80-TQFP Exposed Pad
Resolution (Bits)11 b
Sampling Rate (Per Second)200 M
Supplier Device Package80-HTQFP (12x12)
TypeADC
Voltage - Supply [Max]1.9 V
Voltage - Supply [Min]1.7 V
Voltage Supply SourceAnalog and Digital

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 96$ 143.80
Texas InstrumentsJEDEC TRAY (10+1) 1$ 128.03
100$ 115.89
250$ 112.58
1000$ 110.37

Description

General part information

ADS58C48 Series

The ADS58C48 is a quad channel 11-bit A/D converter with sampling rate up to 200 MSPS. It uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. This makes it well-suited for multi-carrier, wide band-width communications applications.

The ADS58C48 uses third-generationSNRBoost3Gtechnology to overcome SNR limitation due to quantization noise (for bandwidths < Nyquist, Fs/2). Enhancements in theSNRBoost3Gtechnology allow support for SNR improvements over wide bandwidths (up to 60 MHz). In addition, separateSNRBoost3Gcoefficients can be programmed for each channel.

The device has digital gain function that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset.