ADS58C48IPFPR
ActiveQUAD-CHANNEL, 11-BIT, 200-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)
Deep-Dive with AI
Search across all available documentation for this part.
ADS58C48IPFPR
ActiveQUAD-CHANNEL, 11-BIT, 200-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ADS58C48IPFPR |
|---|---|
| Data Interface | Serial, Parallel |
| Mounting Type | Surface Mount |
| Number of Channels | 4 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 80-TQFP Exposed Pad |
| Resolution (Bits) | 11 b |
| Sampling Rate (Per Second) | 200 M |
| Supplier Device Package | 80-HTQFP (12x12) |
| Type | ADC |
| Voltage - Supply [Max] | 1.9 V |
| Voltage - Supply [Min] | 1.7 V |
| Voltage Supply Source | Analog and Digital |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 1000 | $ 135.46 | |
| Texas Instruments | LARGE T&R | 1 | $ 125.71 | |
| 100 | $ 113.79 | |||
| 250 | $ 110.53 | |||
| 1000 | $ 108.37 | |||
Description
General part information
ADS58C48 Series
The ADS58C48 is a quad channel 11-bit A/D converter with sampling rate up to 200 MSPS. It uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. This makes it well-suited for multi-carrier, wide band-width communications applications.
The ADS58C48 uses third-generationSNRBoost3Gtechnology to overcome SNR limitation due to quantization noise (for bandwidths < Nyquist, Fs/2). Enhancements in theSNRBoost3Gtechnology allow support for SNR improvements over wide bandwidths (up to 60 MHz). In addition, separateSNRBoost3Gcoefficients can be programmed for each channel.
The device has digital gain function that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset.
Documents
Technical documentation and resources
