Zenode.ai Logo
Beta
SOIC / 20
Integrated Circuits (ICs)

SY100EL91LZG

Active
Microchip Technology

TRANSLATOR LVPECL TO ECL/LVECL 3-CH UNIDIRECTIONAL 20-PIN SOIC W TUBE

Deep-Dive with AI

Search across all available documentation for this part.

SOIC / 20
Integrated Circuits (ICs)

SY100EL91LZG

Active
Microchip Technology

TRANSLATOR LVPECL TO ECL/LVECL 3-CH UNIDIRECTIONAL 20-PIN SOIC W TUBE

Technical Specifications

Parameters and characteristics for this part

SpecificationSY100EL91LZG
Channel TypeUnidirectional
Channels per Circuit3
Input SignalLVPECL
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output SignalLVECL, ECL
Output TypeDifferential
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Translator TypeMixed Signal

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
Microchip DirectTUBE 1$ 6.12
25$ 5.10
100$ 4.64
1000$ 4.48
5000$ 4.43
10000$ 4.38

Description

General part information

SY100EL91L Series

The SY100EL91L is a triple LVPECL-to-ECL or LVPECL-to-LVECL translator. A VBB output is provided for interfacing with single ended PECL signals at the input. If a single ended input is to be used, the VBB output should be connected to the D input. The active signal would then drive the D input. When used, the VBB output should be bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the EL91L under single ended input switching conditions. As a result this pin can only source/sink up to 0.5mA of current.To accomplish the level translation the EL91L requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins as expected are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01µF capacitors.Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a LOW, ensuring stability.