LAN91C111-NS
ActiveETHERNET CONTROLLER, MAC & PHY ETHERNET CONTROLLER, IEEE 802.3, IEEE 802.3U, 2.97 V, 3.63 V, QFP
Deep-Dive with AI
Search across all available documentation for this part.
LAN91C111-NS
ActiveETHERNET CONTROLLER, MAC & PHY ETHERNET CONTROLLER, IEEE 802.3, IEEE 802.3U, 2.97 V, 3.63 V, QFP
Technical Specifications
Parameters and characteristics for this part
| Specification | LAN91C111-NS |
|---|---|
| Function | Controller |
| Interface | Parallel |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 128-BFQFP |
| Protocol | Ethernet |
| Standards | 10/100 Base-T/TX PHY |
| Supplier Device Package | 128-QFP (14x20) |
| Voltage - Supply | 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 34.60 | |
| 25 | $ 28.83 | |||
| 100 | $ 27.84 | |||
| Microchip Direct | TRAY | 1 | $ 34.60 | |
| 25 | $ 28.83 | |||
| 100 | $ 26.21 | |||
| 1000 | $ 25.31 | |||
| 5000 | $ 25.03 | |||
| Newark | Each | 50 | $ 29.47 | |
| 132 | $ 28.95 | |||
Description
General part information
LAN91C111 Series
The Microchip LAN91C111 is designed to facilitate the implementation of a third generation of Fast Ethernet connectivity solutions for embedded applications. For this third generation of products, flexibility and integration dominate the design requirements. The LAN91C111 is a mixed signal Analog/Digital device that implements the MAC and PHY portion of the CSMA/CD protocol at 10 and 100 Mbps. The design will also minimize data throughput constraints utilizing a 32-bit, 16-bit or 8-bit bus Host interface in embedded applications.
The total internal memory FIFO buffer size is 8 Kbytes, which is the total chip storage for transmit and receive operations.
The Microchip LAN91C111 is software compatible with the LAN9000 family of products.
Documents
Technical documentation and resources
