Zenode.ai Logo
Beta
20-TSSOP
Integrated Circuits (ICs)

SN74LV373ATPWR

Active
Texas Instruments

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUT

Deep-Dive with AI

Search across all available documentation for this part.

20-TSSOP
Integrated Circuits (ICs)

SN74LV373ATPWR

Active
Texas Instruments

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUT

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV373ATPWR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]16 mA
Current - Output High, Low [custom]16 mA
Delay Time - Propagation1 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case20-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package20-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.46
10$ 0.39
25$ 0.37
100$ 0.29
250$ 0.27
500$ 0.23
1000$ 0.18
Digi-Reel® 1$ 0.46
10$ 0.39
25$ 0.37
100$ 0.29
250$ 0.27
500$ 0.23
1000$ 0.18
Tape & Reel (TR) 2000$ 0.16
6000$ 0.15
10000$ 0.14
50000$ 0.13
Texas InstrumentsLARGE T&R 1$ 0.33
100$ 0.22
250$ 0.17
1000$ 0.11

Description

General part information

SN74LV373A-Q1 Series

The SN74LV373AT is an octal transparent D-type latch. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OEdoes not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Documents

Technical documentation and resources