Zenode.ai Logo
Beta
14-SOIC
Integrated Circuits (ICs)

CD4093BMG4

Unknown
Texas Instruments

IC GATE NAND 4CH 2-INP 14SOIC

Deep-Dive with AI

Search across all available documentation for this part.

14-SOIC
Integrated Circuits (ICs)

CD4093BMG4

Unknown
Texas Instruments

IC GATE NAND 4CH 2-INP 14SOIC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4093BMG4
Current - Output High, Low [custom]3.4 mA
Current - Output High, Low [custom]3.4 mA
Current - Quiescent (Max) [Max]4 µA
FeaturesSchmitt Trigger
Input Logic Level - High [Max]10.8 V
Input Logic Level - High [Min]3.6 V
Input Logic Level - Low [Max]4 V
Input Logic Level - Low [Min]0.9 V
Logic TypeNAND Gate
Max Propagation Delay @ V, Max CL130 ns
Mounting TypeSurface Mount
Number of Circuits4
Number of Inputs2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 800$ 0.63

Description

General part information

CD4093B-Q1 Series

CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negative-going signals. The difference between the positive voltage (VP) and the negative voltage (VN) is defined as hysteresis voltage (VH) (see Fig. 2).

The CD4093B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negative-going signals. The difference between the positive voltage (VP) and the negative voltage (VN) is defined as hysteresis voltage (VH) (see Fig. 2).

Documents

Technical documentation and resources

No documents available