Zenode.ai Logo
Beta
24-SOIC
Integrated Circuits (ICs)

AD8582AR-REEL

Obsolete
Analog Devices

IC DAC 12BIT V-OUT 24SOIC

Deep-Dive with AI

Search across all available documentation for this part.

24-SOIC
Integrated Circuits (ICs)

AD8582AR-REEL

Obsolete
Analog Devices

IC DAC 12BIT V-OUT 24SOIC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationAD8582AR-REEL
ArchitectureR-2R
Data InterfaceParallel
Differential OutputFalse
INL/DNL (LSB)0.75 LSB
Mounting TypeSurface Mount
Number of Bits12 bits
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeVoltage - Buffered
Package / Case24-SOIC
Package / Case [custom]7.5 mm
Package / Case [custom]0.295 in
Reference TypeInternal
Settling Time16 µs
Supplier Device Package24-SOIC
Voltage - Supply, Analog5 V
Voltage - Supply, Digital5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

AD8582 Series

The AD8582 is a complete, parallel input, dual 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost, and ease-of-use in +5 volt only systems.Included on the chip, in addition to the DACs, are a rail-to-rail amplifier, latch and reference. The reference (VREF) is trimmed to 2.5 volts output, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.>/p>The AD8582 is coded natural binary. The op amp output swings from 0 volt to +4.095 volts for a one-millivolt-per-bit resolution, and is capable of driving ±5 mA. Operation down to 4.3 V is possible with output load currents less than 1 mA.The high speed parallel data interface connects to the fastest processors without wait states. The double-buffered input structure allows the user to load the input registers one at a time, then a single load strobe tied to both LDA + LDB inputs will update both DAC outputs simultaneously. LDA and LDB can also be activated independently to immediately update their respective DAC registers. An address input decodes DAC A or DAC B when the chip select CS input is strobed. An asynchronous reset input sets the output to zero scale. The MSB bit can be used to establish a preset to midscale when the reset input is strobed.The AD8582 is available in the 24-pin plastic DIP and the surface mount SOIC-24. Each part is fully specified for operation over -40°C to +85°C, and the full +5 V ±5% power supply range.

Documents

Technical documentation and resources