Catalog
Gigabit Ethernet Transceiver with RGMII Support
Key Features
• Single-Chip 10/100/1000 Mbps Ethernet Transceiver Suitable for IEEE 802.3 Applications
•
• RGMII with 3.3V/2.5V/1.8V Tolerant I/Os
•
• RGMII Timing Supports On-Chip Delay According to RGMII Version 2.0, with Programming Options for External Delay and Making Adjustments and Corrections to TX and RX Timing Paths
•
• Auto-Negotiation to Automatically Select the Highest Link-Up Speed (10/100/1000 Mbps) and Duplex (Half/Full)
•
• On-Chip Termination Resistors for the Differential Pairs
•
• On-Chip LDO Controller to Support Single 3.3V Supply Operation – Requires Only One External FET to Generate 1.1V for the Core
•
• Jumbo Frame Support Up to 16 KB
•
• 125 MHz Reference Clock Output
•
• Energy-Detect Power-Down Mode for Reduced Power Consumption When Cable is Not Attached
•
• Energy Efficient Ethernet (EEE) Support with Low-Power Idle (LPI) Mode and Clock Stoppage for 100BASE-TX/1000BASE-T and Transmit Amplitude Reduction with 10BASE-Te Option
•
• Wake-On-LAN (WOL) Support with Robust Custom-Packet Detection
•
• Programmable LED Outputs for Link, Activity, and Speed
•
• LinkMD® TDR-based Cable Diagnostic to Identify Faulty Copper Cabling
•
• Signal Quality Indication
•
• Parametric NAND Tree Support to Detect Faults Between Chip I/Os and Board
•
• Loopback Modes for Diagnostics
•
• Automatic MDI/MDI-X Crossover to Detect and Correct Pair Swap at All Speeds of Operation
•
• Automatic Detection and Correction of Pair Swaps, Pair Skew, and Pair Polarity
•
• MDC/MDIO Management Interface for PHY Register Configuration
•
• Interrupt Pin Option
•
• Power-Down and Power-Saving Modes
•
• Operating Voltages* Core (VDD, VDDAL, VDDAL\_PLL): 1.1V (External FET or Regulator)
• * VDD I/O (VDDIO): 3.3V, 2.5V, or 1.8V
• * Transceiver (VDDAH): 3.3V or 2.5V
•
• Available in commercial (0°C to +70°C) and extended industrial (-40°C to +105°C) temperature ranges
•
• 48-pin VQFN (7 mm × 7 mm) Package
Description
AI
The LAN8830 is an integrated triple-speed (10Base-T/100Base-TX/1000Base-T) Ethernet physical-layer transceiver for transmission and reception of data on standard CAT-5, CAT-5e and CAT6 unshielded twisted pair (UTP) cable.
The LAN8830 provides RGMII (Reduced Gigabit Media Independent Interface) for connection to Ethernet switches, Microcontrollers or Microprocessors with an embedded Ethernet Media Access Controller (MAC) supporting the RGMIII interface for data transfer at 1000Mbps or 10/100Mbps.
The LAN8830 reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating an LDO controller to drive a low-cost MOSFET to supply the 1.2V core.
The LAN8830 offers diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between the LAN8830 I/Os and the board. The LinkMD® TDR-based cable diagnostic identifies faulty copper cabling. Remote and local loopback functions verify analog and digital data paths.
The LAN8830 is available in the 48-pin, RoHS compliant QFN package.
Microchip's complimentary and confidential [MicroCHECK](https://www.microchip.com/en-us/support/design-help/design-check-services) design review service, which offers insight from the initial concept to the final PCB layout, is available to customers who are using our products in their projects. You can confidently submit your design materials in a secure and private setting, and our expert engineers will provide individualized feedback to enhance your design. MicroCHECK design review service is subject to Microchip's [Program Terms and Conditions](https://www.microchip.com/en-us/support/design-help/design-check-services/design-check-services-program-terms-and-conditions) and requires a myMicrochip account.
