Zenode.ai Logo
Beta
16 SOIC
Integrated Circuits (ICs)

SN74AHC123AMDREPG4

Unknown
Texas Instruments

ENHANCED PRODUCT DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

Deep-Dive with AI

Search across all available documentation for this part.

16 SOIC
Integrated Circuits (ICs)

SN74AHC123AMDREPG4

Unknown
Texas Instruments

ENHANCED PRODUCT DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHC123AMDREPG4
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Independent Circuits2
Logic TypeMonostable
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Propagation Delay7.5 ns
Schmitt Trigger InputTrue
Supplier Device Package16-SOIC
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2500$ 1.04
5000$ 1.00
Texas InstrumentsLARGE T&R 1$ 1.97
100$ 1.63
250$ 1.17
1000$ 0.88

Description

General part information

SN74AHC123A-EP Series

The SN74AHC123A device is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V VCCoperation.

This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, theAinput is low, and the B input goes high. In the second method, the B input is high, and theAinput goes low. In the third method, theAinput is low, the B input is high, and the clear (CLR) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cextand Rext/Cext(positive) and an external resistor connected between Rext/Cextand VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cextand VCC. The output pulse duration can be reduced by takingCLRlow.