
DS90CR288AMTD/NOPB
Active+3.3V RISING EDGE DATA STROBE LVDS 28-BIT CHANNEL LINK RECEIVER - 85 MHZ
Deep-Dive with AI
Search across all available documentation for this part.

DS90CR288AMTD/NOPB
Active+3.3V RISING EDGE DATA STROBE LVDS 28-BIT CHANNEL LINK RECEIVER - 85 MHZ
Technical Specifications
Parameters and characteristics for this part
| Specification | DS90CR288AMTD/NOPB |
|---|---|
| Mounting Type | Surface Mount |
| Package / Case | 6.1 mm |
| Package / Case | 0.24 in |
| Package / Case | 56-TFSOP |
| Supplier Device Package | 56-TSSOP |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 10.66 | |
| 10 | $ 9.63 | |||
| 34 | $ 9.18 | |||
| 102 | $ 7.97 | |||
| 272 | $ 7.61 | |||
| 510 | $ 6.94 | |||
| 1020 | $ 6.05 | |||
| Texas Instruments | TUBE | 1 | $ 8.16 | |
| 100 | $ 6.65 | |||
| 250 | $ 5.23 | |||
| 1000 | $ 4.43 | |||
Description
General part information
DS90CR288A Series
The DS90CR287 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted.
The DS90CR288A receiver converts the four LVDS data streams back into 28 bits of LVCMOS/LVTTL data. At a transmit clock frequency of 85 MHz, 28 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 2.38 Gbit/s (297.5 Mbytes/sec).
This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.
Documents
Technical documentation and resources