Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

CD40174BPW

Active
Texas Instruments

IC FF D-TYPE SNGL 6BIT 16TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

16-TSSOP
Integrated Circuits (ICs)

CD40174BPW

Active
Texas Instruments

IC FF D-TYPE SNGL 6BIT 16TSSOP

Technical Specifications

Parameters and characteristics for this part

SpecificationCD40174BPW
Clock Frequency16 MHz
Current - Output High, Low [custom]6.8 mA
Current - Output High, Low [custom]6.8 mA
Current - Quiescent (Iq)4 çA
Input Capacitance5 pF
Max Propagation Delay @ V, Max CL100 ns
Mounting TypeSurface Mount
Number of Bits per Element6
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeNon-Inverted
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package16-TSSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 0.56
10$ 0.49
90$ 0.38
270$ 0.35
540$ 0.30
1080$ 0.26
Texas InstrumentsTUBE 1$ 0.69
100$ 0.47
250$ 0.36
1000$ 0.24

Description

General part information

CD40174B-MIL Series

Cd40174B consists of six identical ’D’-type flip-flops having independent DATA inputs. The CLOCK and CLEAR\ inputs are common to all six units. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All sic flip-flops are simultaneously reset by a low level on the CLEAR\ input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Cd40174B consists of six identical ’D’-type flip-flops having independent DATA inputs. The CLOCK and CLEAR\ inputs are common to all six units. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All sic flip-flops are simultaneously reset by a low level on the CLEAR\ input.