Integrated Circuits (ICs)

ADC12SJ1600AAVT

Active

SINGLE-CHANNEL, 12-BIT, 1.6-GSPS ADC WITH JESD204C INTERFACE AND INTEGRATED SAMPLE CLOCK GENERATOR

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsADC12xJ1600 Quad, Dual, or Single Channel 1.6GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A)

Integrated Circuits (ICs)

ADC12SJ1600AAVT

Active

Texas Instruments

SINGLE-CHANNEL, 12-BIT, 1.6-GSPS ADC WITH JESD204C INTERFACE AND INTEGRATED SAMPLE CLOCK GENERATOR

Deep-Dive with AI

DocumentsADC12xJ1600 Quad, Dual, or Single Channel 1.6GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A)

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	ADC12SJ1600AAVT

Architecture	Pipelined, SAR
Configuration	ADC
Data Interface	JESD204B/C
Input Type	Differential
Mounting Type	Surface Mount
Number of A/D Converters	1
Number of Bits	12 bits
Number of Inputs	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Package / Case	FCBGA, 144-FBGA
Ratio - S/H:ADC	0:1
Sampling Rate (Per Second)	1.6 G
Supplier Device Package	144-FCBGA (10x10)
Voltage - Supply, Analog [Max]	2 V, 1.15 V
Voltage - Supply, Analog [Min]	1.8 V, 1.05 V
Voltage - Supply, Digital [Max]	1.15 V
Voltage - Supply, Digital [Min]	1.05 V

ADC12SJ1600-Q1 Series

Single-channel, 12-bit, 1.6-GSPS ADC with JESD204C interface and integrated sample clock generator

Part	Data Interface	Number of Bits	Voltage - Supply, Analog [Min]	Voltage - Supply, Analog [Max]	Supplier Device Package	Number of A/D Converters	Number of Inputs	Ratio - S/H:ADC	Architecture	Sampling Rate (Per Second)	Mounting Type	Configuration	Voltage - Supply, Digital [Max]	Voltage - Supply, Digital [Min]	Package / Case	Input Type	Operating Temperature [Max]	Operating Temperature [Min]	Grade	Qualification	Reference Type	Features
Texas Instruments ADC12SJ1600AAV	JESD204B/C	12 bits	1.05 V 1.8 V	1.15 V 2 V	144-FCBGA (10x10)	1	1	0:1	Pipelined SAR	1.6 G	Surface Mount	ADC	1.15 V	1.05 V	144-FBGA FCBGA	Differential	85 °C	-40 °C
Texas Instruments ADC12SJ1600AAVTQ1	JESD204C SPI	12 bits	1.05 V 1.8 V	1.15 V 2 V	144-FCBGA (10x10)	4	1	0:4	Flash Pipelined SAR	1.6 G	Surface Mount	ADC	1.15 V	1.05 V	144-FBGA FCBGA	Differential Single Ended	125 °C	-40 °C	Automotive	AEC-Q100	External Internal	Temperature Sensor
Texas Instruments ADC12SJ1600AAVT	JESD204B/C	12 bits	1.05 V 1.8 V	1.15 V 2 V	144-FCBGA (10x10)	1	1	0:1	Pipelined SAR	1.6 G	Surface Mount	ADC	1.15 V	1.05 V	144-FBGA FCBGA	Differential	85 °C	-40 °C
Texas Instruments ADC12SJ1600AAVQ1	SPI	12 bits	1.05 V 1.8 V	1.15 V 2 V	144-FCBGA (10x10)	4	1	0:4	Flash Pipelined SAR	1.6 G	Surface Mount	ADC	1.15 V	1.05 V	144-FBGA FCBGA	Differential Single Ended	125 °C	-40 °C	Automotive	AEC-Q100	External Internal	Temperature Sensor

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tape & Reel (TR)	250	$ 188.75
Texas Instruments	SMALL T&R	1	$ 169.36
		100	$ 153.30
		250	$ 148.92
		1000	$ 146.00

Description

General part information

ADC12SJ1600-Q1 Series

ADC12xJ1600-Q1 is a family of quad, dual and single channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the ADC12xJ1600-Q1 suited for light detection and ranging (LiDAR) systems. ADC12xJ1600-Q1 is qualified for automotive applications.

Full-power input bandwidth (-3dB) of 6GHz provides flat frequency response for frequency modulated continuous wave (FMCW) LiDAR systems and provides a narrow impulse response for pulse-based systems. The full-power input bandwidth also enables direct RF sampling of of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

Documents

Technical documentation and resources

ADC12xJ1600 Quad, Dual, or Single Channel 1.6GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A)

Data sheet