
LMK03001DISQE/NOPB
Active1470 TO 1570-MHZ, 800-FS RMS JITTER, PRECISION CLOCK CONDITIONER WITH INTEGRATED VCO
Deep-Dive with AI
Search across all available documentation for this part.

LMK03001DISQE/NOPB
Active1470 TO 1570-MHZ, 800-FS RMS JITTER, PRECISION CLOCK CONDITIONER WITH INTEGRATED VCO
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK03001DISQE/NOPB |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Divider/Multiplier | Yes/No |
| Frequency - Max [Max] | 1.57 GHz |
| Input | LVDS, LVCMOS, LVPECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL, LVDS |
| Package / Case | 48-WFQFN Exposed Pad |
| PLL | False |
| Ratio - Input:Output | 1:8 |
| Supplier Device Package | 48-WQFN (7x7) |
| Type | Clock Conditioner |
| Voltage - Supply [Max] | 3.45 V |
| Voltage - Supply [Min] | 3.15 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 18 | $ 16.86 | |
| Tape & Reel (TR) | 250 | $ 17.09 | ||
| 500 | $ 16.27 | |||
| Texas Instruments | SMALL T&R | 1 | $ 19.37 | |
| 100 | $ 16.92 | |||
| 250 | $ 13.05 | |||
| 1000 | $ 11.67 | |||
Description
General part information
LMK03001 Series
The LMK03000 family of precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, and up to eight outputs in various LVDS and LVPECL combinations.
The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through a VCO Divider to feed the various clock distribution blocks.
Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.
Documents
Technical documentation and resources