Specification	SN74ABT244ADBRG4

Current - Output High, Low [custom]	64 mA
Current - Output High, Low [custom]	32 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	4
Number of Elements	2
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	3-State
Package / Case	20-SSOP
Supplier Device Package	20-SSOP
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74ABT244A Series

8-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs

Part	Supplier Device Package	Package / Case	Number of Elements	Number of Bits per Element	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Mounting Type	Operating Temperature [Max]	Operating Temperature [Min]	Output Type	Logic Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case [y]	Package / Case [y]	Package / Case	Package / Case	Package / Case [x]
Texas Instruments SN74ABT244ADBRG4	20-SSOP	20-SSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V
Texas Instruments SN74ABT244ADBR	20-SSOP	20-SSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V
Texas Instruments SN74ABT244ADB	20-SSOP	20-SSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V
Texas Instruments SN74ABT244ADWRG4	20-SOIC	20-SOIC	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V	0.295 in	7.5 mm
Texas Instruments SN74ABT244ADW	20-SOIC	20-SOIC	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V	0.295 in	7.5 mm
Texas Instruments SN74ABT244ANSRG4	20-SO	20-SOIC	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V			0.209 "	5.3 mm
Texas Instruments SN74ABT244APW	20-TSSOP	20-TSSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V	4.4 mm				0.173 in
Texas Instruments SN74ABT244APWRG4	20-TSSOP	20-TSSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V	4.4 mm				0.173 in
Texas Instruments SN74ABT244APWRE4	20-TSSOP	20-TSSOP	2	4	64 mA	32 mA	Surface Mount	85 °C	-40 °C	3-State	Buffer Non-Inverting	4.5 V	5.5 V	4.4 mm				0.173 in

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tape & Reel (TR)	2000	$ 0.58
		6000	$ 0.55
		10000	$ 0.53
Texas Instruments	LARGE T&R	1	$ 1.02
		100	$ 0.79
		250	$ 0.58
		1000	$ 0.41

Description

General part information

SN74ABT244A Series

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT240, SN74ABT240A, SN54ABT241, and SN74ABT241A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs.

The SN54ABT244 and SN74ABT244A are organized as two 4-bit buffers/line drivers with separate OE\ inputs. When OE\ is low, the devices pass noninverted data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Documents

Technical documentation and resources

SN74ABT244ADBRG4

Deep-Dive with AI

SN74ABT244ADBRG4

Deep-Dive with AI

Technical Specifications

SN74ABT244A Series

Pricing

Description

SN74ABT244A Series

Documents

Logic Guide

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Selecting the Right Level Translation Solution (Rev. A)

Designing With Logic (Rev. C)

Advanced Bus Interface Logic Selection Guide

Quad Flatpack No-Lead Logic Packages (Rev. D)

Input and Output Characteristics of Digital Integrated Circuits

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Live Insertion

TI IBIS File Creation, Validation, and Distribution Processes

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)

SN54ABT244, SN74ABT244A datasheet (Rev. J)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)

LOGIC Pocket Data Book (Rev. B)

Understanding Advanced Bus-Interface Products Design Guide

SN74ABT244A Series