
ADCLK954BCPZ-REEL7
ActiveTWO SELECTABLE INPUTS, 12 LVPECL OUTPUTS, SIGE CLOCK FANOUT BUFFER
Deep-Dive with AI
Search across all available documentation for this part.

ADCLK954BCPZ-REEL7
ActiveTWO SELECTABLE INPUTS, 12 LVPECL OUTPUTS, SIGE CLOCK FANOUT BUFFER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ADCLK954BCPZ-REEL7 |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 4.8 GHz |
| Input | LVPECL, LVDS, CMOS |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 40-VFQFN Exposed Pad, CSP |
| Ratio - Input:Output | 2:12 |
| Supplier Device Package | 40-LFCSP-VQ (6x6) |
| Type | Fanout Buffer (Distribution), Multiplexer |
| Voltage - Supply [Max] | 3.63 V |
| Voltage - Supply [Min] | 2.97 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 14.39 | |
| 10 | $ 10.78 | |||
| Digi-Reel® | 1 | $ 14.39 | ||
| 10 | $ 10.78 | |||
| Tape & Reel (TR) | 750 | $ 10.78 | ||
Description
General part information
ADCLK954 Series
The ADCLK954 is an ultrafast clock fanout buffer fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon germanium (SiGe) bipolar process. This device is designed for high speed applications requiring low jitter.The device has two selectable differential inputs via the IN_SEL control pin. Both inputs are equipped with center tapped, differential, 100 Ω on-chip termination resistors. The inputs accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended), and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREFx pin is available for biasing ac-coupled inputs.The ADCLK954 features 12 full-swing emitter coupled logic (ECL) output drivers. For LVPECL (positive ECL) operation, bias Vccto the positive supply and VEEto ground. For ECL operation, bias VCCto ground and VEEto the negative supply.The output stages are designed to directly drive 800 mV each side into 50 Ω terminated to VCC− 2 V for a total differential output swing of 1.6 V.The ADCLK954 is available in a 40-lead LFCSP and specified for operation over the standard industrial temperature range of −40°C to +85°C.APPLICATIONSLow jitter clock distributionClock and data signal restorationLevel translationWireless communicationsWired communicationsMedical and industrial imagingATE and high performance instrumentation
Documents
Technical documentation and resources