Zenode.ai Logo
Beta
28 SOIC
Integrated Circuits (ICs)

AD7721ARZ-REEL

Active
Analog Devices

CMOS, 12-/16-BIT, 312.5 KHZ/468.75 KHZ SIGMA-DELTA ADC

Deep-Dive with AI

Search across all available documentation for this part.

28 SOIC
Integrated Circuits (ICs)

AD7721ARZ-REEL

Active
Analog Devices

CMOS, 12-/16-BIT, 312.5 KHZ/468.75 KHZ SIGMA-DELTA ADC

Technical Specifications

Parameters and characteristics for this part

SpecificationAD7721ARZ-REEL
ArchitectureSigma-Delta
ConfigurationADC
Data InterfaceParallel, SPI
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits12, 16
Number of Inputs1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case28-SOIC
Package / Case [x]0.295 in
Package / Case [y]7.5 mm
Reference TypeExternal
Sampling Rate (Per Second)468.75 k, 312.5 k
Supplier Device Package28-SOIC
Voltage - Supply, Analog5 V
Voltage - Supply, Digital5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1000$ 24.04

Description

General part information

AD7721 Series

The AD7721 is a complete low power, 12-/16-bit, sigma-delta ADC. The part operates from a +5 V supply and accepts a differential input of 0 V to 2.5 V or ±1.25 V. The analog input is continuously sampled by an analog modulator at twice the clock frequency eliminating the need for external sample-and-hold circuitry. The modulator output is processed by two finite impulse response (FIR) digital filters in series. The on-chip filtering reduces the external antialias requirements to first order in most cases. Settling time for a step input is 218.4 µs while the group delay for the filter is 109.2 µs when the master clock equals 15 MHz.The AD7721 can be operated with input bandwidths up to 229.2 kHz. The corresponding output word rate is 468.75 kHz. The part can be operated with lower clock frequencies also. The sample rate, filter corner frequency, settling time, group delay and output word rate will be reduced also, as these are proportional to the external clock frequency. The maximum clock frequencies in parallel mode and serial mode are 10 MHz and 15 MHz respectively.Use of a single bit DAC in the modulator guarantees excellent linearity and dc accuracy. Endpoint accuracy is ensured by on-chip calibration of offset and gain. This calibration procedure minimizes the part’s zero-scale and full-scale errors.The output data is accessed from the output register through a serial or parallel port. This offers easy, high speed interfacing to modern microcontrollers and digital signal processors. The serial interface operates in internal clocking (master) mode, the AD7721 providing the serial clock.CMOS construction ensures low power dissipation while a power-down mode reduces the power consumption to only 100 µW.