Zenode.ai Logo
Beta
TP3071N-G
Integrated Circuits (ICs)

SN74AS240N

Active
Texas Instruments

BUS DRIVER, AS SERIES

Deep-Dive with AI

Search across all available documentation for this part.

TP3071N-G
Integrated Circuits (ICs)

SN74AS240N

Active
Texas Instruments

BUS DRIVER, AS SERIES

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AS240N
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]15 mA
Logic TypeInverting, Buffer
Mounting TypeThrough Hole
Number of Bits per Element4
Number of Elements2
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output Type3-State
Package / Case20-DIP
Package / Case7.62 mm
Package / Case0.3 in
Supplier Device Package20-PDIP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 293$ 1.03

Description

General part information

SN74AS240A Series

These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the ’ALS241, ’AS241A, ’ALS244, and ’AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs. These devices feature high fan-out and improved fan-in.

The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum IOLfor the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.

These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the ’ALS241, ’AS241A, ’ALS244, and ’AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs. These devices feature high fan-out and improved fan-in.

Documents

Technical documentation and resources

No documents available