
SN74AS240ADW
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST BIPOLAR 20-PIN SOIC TUBE
Deep-Dive with AI
Search across all available documentation for this part.

SN74AS240ADW
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST BIPOLAR 20-PIN SOIC TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AS240ADW |
|---|---|
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 15 mA |
| Logic Type | Inverting, Buffer |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | 3-State |
| Package / Case | 20-SOIC |
| Package / Case [y] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 20-SOIC |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 350 | $ 2.87 | |
| Texas Instruments | TUBE | 1 | $ 3.57 | |
| 100 | $ 3.13 | |||
| 250 | $ 2.19 | |||
| 1000 | $ 1.77 | |||
Description
General part information
SN74AS240A Series
These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the ’ALS241, ’AS241A, ’ALS244, and ’AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs. These devices feature high fan-out and improved fan-in.
The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum IOLfor the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.
These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the ’ALS241, ’AS241A, ’ALS244, and ’AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs. These devices feature high fan-out and improved fan-in.
Documents
Technical documentation and resources