Specification	SN74ABT841ADBR

Circuit	10:10
Current - Output High, Low [custom]	64 mA
Current - Output High, Low [custom]	32 mA
Delay Time - Propagation	4.1 ns
Independent Circuits	1
Logic Type	D-Type Transparent Latch
Mounting Type	Surface Mount
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	Tri-State
Package / Case	24-SSOP
Supplier Device Package	24-SSOP
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74ABT841A Series

10-Bit Bus-Interface D-Type Latches With 3-State Outputs

Part	Delay Time - Propagation	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Logic Type	Circuit	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case	Package / Case [custom]	Package / Case [custom]	Voltage - Supply [Min]	Voltage - Supply [Max]	Supplier Device Package	Independent Circuits	Mounting Type	Output Type	Package / Case	Package / Case	Package / Case
Texas Instruments SN74ABT841ANSR	4.1 ns	64 mA	32 mA	D-Type Transparent Latch	10:10	85 °C	-40 °C	24-SOIC	5.3 mm	0.209 in	4.5 V	5.5 V	24-SO	1	Surface Mount	Tri-State
Texas Instruments SN74ABT841ADBR	4.1 ns	64 mA	32 mA	D-Type Transparent Latch	10:10	85 °C	-40 °C	24-SSOP			4.5 V	5.5 V	24-SSOP	1	Surface Mount	Tri-State
Texas Instruments SN74ABT841APWR	4.1 ns	64 mA	32 mA	D-Type Transparent Latch	10:10	85 °C	-40 °C	24-TSSOP			4.5 V	5.5 V	24-TSSOP	1	Surface Mount	Tri-State	0.173 in 4.4 mm
Texas Instruments SN74ABT841DW
Texas Instruments SN74ABT841ANT	4.1 ns	64 mA	32 mA	D-Type Transparent Latch	10:10	85 °C	-40 °C	24-DIP			4.5 V	5.5 V	24-PDIP	1	Through Hole	Tri-State		0.3 in	7.62 mm
Texas Instruments SN74ABT841ADBRE4	4.1 ns	64 mA	32 mA	D-Type Transparent Latch	10:10	85 °C	-40 °C	24-SSOP			4.5 V	5.5 V	24-SSOP	1	Surface Mount	Tri-State

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 2.06
	Digi-Reel®	1	$ 2.06
	Tape & Reel (TR)	2000	$ 0.94
		6000	$ 0.91
		10000	$ 0.87
Texas Instruments	LARGE T&R	1	$ 1.55
		100	$ 1.28
		250	$ 0.92
		1000	$ 0.69

Description

General part information

SN74ABT841A Series

The SN54ABT841 and SN74ABT841A 10-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten transparent D-type latches provide true data at their outputs.

A buffered output-enable (OE\) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

Documents

Technical documentation and resources

SN74ABT841ADBR

Deep-Dive with AI

SN74ABT841ADBR

Deep-Dive with AI

Technical Specifications

SN74ABT841A Series

Pricing

Description

SN74ABT841A Series

Documents

Datasheet

Designing With Logic (Rev. C)

TI IBIS File Creation, Validation, and Distribution Processes

Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)

Live Insertion

LOGIC Pocket Data Book (Rev. B)

Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Selecting the Right Level Translation Solution (Rev. A)

Advanced Bus Interface Logic Selection Guide

Input and Output Characteristics of Digital Integrated Circuits

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Logic Guide (Rev. AB)

Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)

Understanding Advanced Bus-Interface Products Design Guide

Power-Up Behavior of Clocked Devices (Rev. B)

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Quad Flatpack No-Lead Logic Packages (Rev. D)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Implications of Slow or Floating CMOS Inputs (Rev. E)

SN74ABT841A Series