Zenode.ai Logo
Beta
28-SOIC Pkg
Integrated Circuits (ICs)

DDC112UG4

Unknown
Texas Instruments

IC ADC 20BIT SIGMA-DELTA 28SOIC

Deep-Dive with AI

Search across all available documentation for this part.

28-SOIC Pkg
Integrated Circuits (ICs)

DDC112UG4

Unknown
Texas Instruments

IC ADC 20BIT SIGMA-DELTA 28SOIC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationDDC112UG4
ArchitectureSigma-Delta
ConfigurationDSI-ADC
Data InterfaceSPI
FeaturesSimultaneous Sampling
Input TypeSingle Ended
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits20
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case28-SOIC
Package / Case [x]0.295 in
Package / Case [y]7.5 mm
Ratio - S/H:ADC
Reference TypeExternal
Supplier Device Package28-SOIC
Voltage - Supply, Analog5 V
Voltage - Supply, Digital5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

DDC112 Series

The DDC112 is a dual input, wide dynamic range, charge-digitizing analog-to-digital (A/D) converter with 20-bit resolution. Low-level current output devices, such as photosensors, can be directly connected to its inputs. Charge integration is continuous as each input uses two integrators; while one is being digitized, the other is integrating.

For each of its two inputs, the DDC112 combines current-to-voltage conversion, continuous integration, programmable full-scale range, A/D conversion, and digital filtering to achieve a precision, wide dynamic range digital result. In addition to the internal programmable full-scale ranges, external integrating capacitors allow an additional user-settable full-scale range of up to 1000pC.

To provide single-supply operation, the internal A/D converter utilizes a differential input, with the positive input tied to VREF. When the integration capacitor is reset at the beginning of each integration cycle, the capacitor charges to VREF. This charge is removed in proportion to the input current. At the end of the integration cycle, the remaining voltage is compared to VREF.

Documents

Technical documentation and resources

No documents available