Zenode.ai Logo
Beta
64-pin (DGG) package image
Integrated Circuits (ICs)

SN74ALVCH16901DGGR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

64-pin (DGG) package image
Integrated Circuits (ICs)

SN74ALVCH16901DGGR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVCH16901DGGR
Current - Output High, Low24 mA
Mounting TypeSurface Mount
Number of Circuits18 Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case6.1 mm
Package / Case64-TFSOP
Package / Case [x]0.24 in
Supplier Device Package64-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 2.29
Texas InstrumentsLARGE T&R 1$ 3.45
100$ 3.02
250$ 2.12
1000$ 1.71

Description

General part information

SN74ALVCH16901 Series

This 18-bit (dual-octal) noninverting registered transceiver is designed for 1.65-V to 3.6-V VCCoperation.

The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB\ or CLKENBA\) inputs. It also provides parity-enable (SEL\) and parity-select (ODD/EVEN\) inputs and separate error-signal (ERRA\ or ERRB\) outputs for checking parity. The direction of data flow is controlled by OEAB\ and OEBA\. When SEL\ is low, the parity functions are enabled. When SEL\ is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.