Zenode.ai Logo
Beta
SSOP (DL)
Integrated Circuits (ICs)

SN74ALVCHR16601LR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SSOP (DL)
Integrated Circuits (ICs)

SN74ALVCHR16601LR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVCHR16601LR
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Mounting TypeSurface Mount
Number of Circuits18 Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case0.295 in
Package / Case56-BSSOP
Package / Case7.5 mm
Supplier Device Package56-SSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 3.11
Digi-Reel® 1$ 3.11
Tape & Reel (TR) 1000$ 1.64
2000$ 1.56
3000$ 1.59
5000$ 1.50
Texas InstrumentsLARGE T&R 1$ 2.60
100$ 2.15
250$ 1.54
1000$ 1.16

Description

General part information

SN74ALVCHR16601 Series

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCCoperation.

The SN74ALVCHR16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB\ and CLKENBA\) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB\ is low, the outputs are active. When OEAB\ is high, the outputs are in the high-impedance state.