Zenode.ai Logo
Beta
TVSOP (DGV)
Integrated Circuits (ICs)

SN74LV4040ADGVR

Active
Texas Instruments

COUNTER SINGLE 12-BIT BINARY UP 16-PIN TVSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

TVSOP (DGV)
Integrated Circuits (ICs)

SN74LV4040ADGVR

Active
Texas Instruments

COUNTER SINGLE 12-BIT BINARY UP 16-PIN TVSOP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV4040ADGVR
Count Rate95 MHz
DirectionUp
Logic TypeBinary Counter
Mounting TypeSurface Mount
Number of Bits per Element12
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case16-TFSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
ResetAsynchronous
Supplier Device Package16-TVSOP
TimingAsynchronous
Trigger TypeNegative Edge
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.46
10$ 1.30
25$ 1.24
100$ 1.02
250$ 0.95
500$ 0.84
1000$ 0.66
Digi-Reel® 1$ 1.46
10$ 1.30
25$ 1.24
100$ 1.02
250$ 0.95
500$ 0.84
1000$ 0.66
Tape & Reel (TR) 2000$ 0.62
6000$ 0.59
10000$ 0.56
Texas InstrumentsLARGE T&R 1$ 1.24
100$ 0.96
250$ 0.70
1000$ 0.50

Description

General part information

SN74LV4040A-EP Series

The SN74LV4040A device is a 12 bit asynchronous binary counter with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

The SN74LV4040A device is a 12 bit asynchronous binary counter with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.