
Integrated Circuits (ICs)
MT53E512M32D1ZW-046 AAT:B
ActiveMicron Technology Inc.
DRAM, LPDDR4, 16 GBIT, 512M X 32BIT, 2.133GHZ, TFBGA, 200 PINS
Deep-Dive with AI
Search across all available documentation for this part.

Integrated Circuits (ICs)
MT53E512M32D1ZW-046 AAT:B
ActiveMicron Technology Inc.
DRAM, LPDDR4, 16 GBIT, 512M X 32BIT, 2.133GHZ, TFBGA, 200 PINS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MT53E512M32D1ZW-046 AAT:B |
|---|---|
| Access Time | 3.5 ns |
| Clock Frequency | 2.133 GHz |
| Grade | Automotive |
| Memory Format | DRAM |
| Memory Interface | Parallel |
| Memory Organization [custom] | 32 |
| Memory Organization [custom] | 512 M |
| Memory Type | Volatile |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 200-TFBGA |
| Qualification | AEC-Q100 |
| Supplier Device Package | 200-TFBGA (10x14.5) |
| Technology | SDRAM - Mobile LPDDR4X |
| Voltage - Supply [Max] | 1.17 V |
| Voltage - Supply [Min] | 1.06 V |
| Write Cycle Time - Word, Page | 18 ns |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
MT53E512 Series
16n prefetch DDR architecture, 8 internal banks per channel for concurrent operation
Single-data-rate CMD/ADR entry, bidirectional/differential data strobe per byte lane
Programmable READ and WRITE latencies (RL/WL), programmable VSS (ODT) termination
Documents
Technical documentation and resources
No documents available