Deep-Dive with AI
Search across all available documentation for this part.
DocumentsDatasheet
Deep-Dive with AI
DocumentsDatasheet
Technical Specifications
Parameters and characteristics for this part
| Specification | MC100EP196FAR2 |
|---|---|
| Available Total Delays [Max] | 12.258 ns |
| Available Total Delays [Min] | 2.36 ns |
| Delay to 1st Tap | 2.36 ns |
| Function | Programmable |
| Mounting Type | Surface Mount |
| Number of Independent Delays | 1 |
| Number of Taps/Steps | 1024 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Tap Increment | 10 ps |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
MC100EP196 Series
The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCCto VEEto fine tune the output delay from 0 to 60 ps.
Documents
Technical documentation and resources