Zenode.ai Logo
Beta
20-SOIC Pkg
Integrated Circuits (ICs)

SN74HCT574DWR

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

20-SOIC Pkg
Integrated Circuits (ICs)

SN74HCT574DWR

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74HCT574DWR
Clock Frequency40 MHz
Current - Output High, Low [custom]6 mA
Current - Output High, Low [custom]6 mA
Current - Quiescent (Iq)8 ÁA
FunctionStandard
Input Capacitance3 pF
Max Propagation Delay @ V, Max CL47 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.61
10$ 0.52
25$ 0.49
100$ 0.39
250$ 0.36
500$ 0.31
1000$ 0.24
Digi-Reel® 1$ 0.61
10$ 0.52
25$ 0.49
100$ 0.39
250$ 0.36
500$ 0.31
1000$ 0.24
Tape & Reel (TR) 2000$ 0.22
6000$ 0.20
10000$ 0.19
50000$ 0.17
Texas InstrumentsLARGE T&R 1$ 0.44
100$ 0.30
250$ 0.23
1000$ 0.15

Description

General part information

CD74HCT574-EP Series

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (OE)\ controls the 3-state outputs and is independent of the register operation. When OE\ is high, the outputs are in the high-impedance state.

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (OE)\ controls the 3-state outputs and is independent of the register operation. When OE\ is high, the outputs are in the high-impedance state.