
TMDS461PZT
NRND3-GBPS 4-TO-1 HDMI/DVI MUX WITH ADAPTIVE EQUALIZATION
Deep-Dive with AI
Search across all available documentation for this part.

TMDS461PZT
NRND3-GBPS 4-TO-1 HDMI/DVI MUX WITH ADAPTIVE EQUALIZATION
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | TMDS461PZT |
|---|---|
| Applications | Digital Video, Video Editing |
| Interface | I2C |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 270 | $ 4.49 | |
| Texas Instruments | JEDEC TRAY (10+1) | 1 | $ 5.12 | |
| 100 | $ 4.17 | |||
| 250 | $ 3.28 | |||
| 1000 | $ 2.78 | |||
Description
General part information
TMDS461 Series
The TMDS461 is a 4-port digital video interface (DVI) or high-definition multimedia interface (HDMI) switch that allows up to four DVI or HDMI ports to be switched to a single display terminal. Four TMDS channels, one hot-plug detector, and a digital display control (DDC) interface are supported on each port. Each TMDS channel supports signaling rates up to 3 Gbps to allow 1080p resolution in 16-bit color depth.
The TMDS461 provides an analog adaptive equalizer for different ranges of cable lengths. The equalizer automatically compensates for intersymbol interference [ISI] loss of an HDMI/DVI cable for up to 20 dB at 3 Gbps (see Figure 19).
When any input port is selected, the integrated terminations (50-Ω termination resistors pulled up to VCC) are switched on for the TMDS clock channel, the TMDS clock-detection circuit is enabled, and the DDC repeater is enabled. After a valid TMDS clock is detected, the integrated termination resistors for the data lines are enabled, and the output TMDS lines are enabled. When an input port is not selected, the integrated terminations are switched off, the TMDS receivers are disabled, and the DDC repeater is disabled. Clock-detection circuitry provides an automatic power-management feature, because if no valid TMDS clock is detected, the terminations on the input TMDS data lines are disconnected and the TMDS outputs are placed in a high-impedance state.
Documents
Technical documentation and resources