DS90CR217MTD/NOPB
Active+3.3V RISING EDGE DATA STROBE LVDS 21-BIT CHANNEL LINK TRANSMITTER - 85 MHZ
Deep-Dive with AI
Search across all available documentation for this part.
DS90CR217MTD/NOPB
Active+3.3V RISING EDGE DATA STROBE LVDS 21-BIT CHANNEL LINK TRANSMITTER - 85 MHZ
Technical Specifications
Parameters and characteristics for this part
| Specification | DS90CR217MTD/NOPB |
|---|---|
| Mounting Type | Surface Mount |
| Package / Case | 48-TFSOP |
| Package / Case | 0.24 in |
| Package / Case [custom] | 6.1 mm |
| Supplier Device Package | 48-TSSOP |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 7.43 | |
| 10 | $ 6.71 | |||
| 38 | $ 6.40 | |||
| 114 | $ 5.55 | |||
| 266 | $ 5.30 | |||
| 532 | $ 4.84 | |||
| 1026 | $ 4.21 | |||
| Texas Instruments | TUBE | 1 | $ 5.68 | |
| 100 | $ 4.63 | |||
| 250 | $ 3.64 | |||
| 1000 | $ 3.09 | |||
Description
General part information
DS90CR217 Series
The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).
The narrow bus and LVDS signalling of the DS90CR217 is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.
The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).
Documents
Technical documentation and resources
