Integrated Circuits (ICs)

CD74HCT132MT

Obsolete

4-CH, 2-INPUT, 4.5-V TO 5.5-V NAND GATES WITH SCHMITT-TRIGGER INPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsCD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger datasheet Logic Guide (Rev. AB)+10

Integrated Circuits (ICs)

CD74HCT132MT

Obsolete

Texas Instruments

4-CH, 2-INPUT, 4.5-V TO 5.5-V NAND GATES WITH SCHMITT-TRIGGER INPUTS

Deep-Dive with AI

DocumentsCD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger datasheet Logic Guide (Rev. AB)+10

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	CD74HCT132MT

Current - Output High, Low [custom]	4 mA
Current - Output High, Low [custom]	4 mA
Features	Schmitt Trigger
Input Logic Level - High [Max]	2.1 V
Input Logic Level - High [Min]	1.9 V
Input Logic Level - Low [Max]	0.6 V
Input Logic Level - Low [Min]	0.5 V
Logic Type	NAND Gate
Max Propagation Delay @ V, Max CL	33 ns
Mounting Type	Surface Mount
Number of Circuits	4
Number of Inputs	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Package / Case	14-SOIC
Package / Case [x]	0.154 in
Package / Case [y]	3.9 mm
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

CD74HCT132 Series

4-ch, 2-input, 4.5-V to 5.5-V NAND gates with Schmitt-Trigger inputs

Part	Number of Circuits	Mounting Type	Package / Case [x]	Package / Case [y]	Package / Case	Operating Temperature [Min]	Operating Temperature [Max]	Voltage - Supply [Min]	Voltage - Supply [Max]	Input Logic Level - High [Min]	Input Logic Level - High [Max]	Max Propagation Delay @ V, Max CL	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Number of Inputs	Features	Input Logic Level - Low [Min]	Input Logic Level - Low [Max]	Logic Type
Texas Instruments CD74HCT132ME4	4	Surface Mount	0.154 in	3.9 mm	14-SOIC	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132M	4	Surface Mount	0.154 in	3.9 mm	14-SOIC	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132EG4	4	Through Hole	0.3 "	7.62 mm	14-DIP	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132M96	4	Surface Mount	0.154 in	3.9 mm	14-SOIC	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132MTE4	4	Surface Mount	0.154 in	3.9 mm	14-SOIC	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132MT	4	Surface Mount	0.154 in	3.9 mm	14-SOIC	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate
Texas Instruments CD74HCT132E	4	Through Hole	0.3 "	7.62 mm	14-DIP	-55 °C	125 °C	4.5 V	5.5 V	1.9 V	2.1 V	33 ns	4 mA	4 mA	2	Schmitt Trigger	0.5 V	0.6 V	NAND Gate

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 1.00
	Digi-Reel®	1	$ 1.00
	Tape & Reel (TR)	750	$ 0.50
		1250	$ 0.49
		1750	$ 0.48
		2500	$ 0.48
		6250	$ 0.46
		12500	$ 0.45
Texas Instruments	SMALL T&R	1	$ 0.83
		100	$ 0.64
		250	$ 0.47
		1000	$ 0.34

Description

General part information

CD74HCT132 Series

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y =A ● Bin positive logic.

Documents

Technical documentation and resources

CD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger datasheet

Data sheet

CD74HCT132MT

Deep-Dive with AI

CD74HCT132MT

Deep-Dive with AI

Technical Specifications

CD74HCT132 Series

Pricing

Description

CD74HCT132 Series

Documents

CD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger datasheet

Logic Guide (Rev. AB)

Designing With Logic (Rev. C)

SN54/74HCT CMOS Logic Family Applications and Restrictions

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

CMOS Power Consumption and CPD Calculation (Rev. B)

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

LOGIC Pocket Data Book (Rev. B)

TI IBIS File Creation, Validation, and Distribution Processes

Signal Switch Data Book (Rev. A)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

CD74HCT132 Series