TLK6002ZEU
ActiveDUAL CHANNEL 470-MBPS TO 6.25-GBPS MULTI-RATE TRANSCEIVER
Deep-Dive with AI
Search across all available documentation for this part.
TLK6002ZEU
ActiveDUAL CHANNEL 470-MBPS TO 6.25-GBPS MULTI-RATE TRANSCEIVER
Technical Specifications
Parameters and characteristics for this part
| Specification | TLK6002ZEU |
|---|---|
| Duplex | Full |
| Mounting Type | Surface Mount |
| Number of Drivers/Receivers [custom] | 2 |
| Number of Drivers/Receivers [custom] | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 324-BGA |
| Protocol | Gigabit Ethernet |
| Supplier Device Package | 324-BGA (19x19) |
| Type | Transceiver |
| Voltage - Supply | 1.8 V, 1.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 84 | $ 29.72 | |
| Texas Instruments | JEDEC TRAY (10+1) | 1 | $ 29.62 | |
| 100 | $ 26.33 | |||
| 250 | $ 21.64 | |||
| 1000 | $ 19.36 | |||
Description
General part information
TLK6002 Series
The TLK6002 is a member of a portfolio of multi-gigabit transceivers, intended for use in ultra-high-speed bi-directional point-to-point data transmission systems. It is specifically intended for base station RRH (Remote Radio Head) application, but may also be used in other high speed applications. The TLK6002 supports a serial interface speed of 0.470 Gbps to 6.25 Gbps. Rate support includes all the CPRI and OBSAI rates (0.6144/0.768/1.2288/1.536/2.4576/3.072/4.9152/6.144 Gbps) using a single fixed reference clock frequency (either 122.88 MHz or 153.6 MHz).
TLK6002 20-bit parallel interface operates in 1.5V or 1.8V HSTL single-ended format. The 20-bit interface allows low speed signals on the parallel side and therefore enabling the use of low cost FPGA in the system design. The parallel interface can be programmed to be in SDR (Single Data Rate) or DDR (Double Data Rate) modes. The line rate may be set to full (≤6.25Gbps), half (≤3.75Gbps), quarter (≤1.88Gbps) or eighth (≤0.94Gbps). The line rate can be set using either device inputs or software control registers.
The TLK6002 performs data conversion parallel-to-serial, serial-to-parallel and clock extraction as a physical layer interface device. The serial transceiver interface operates at a maximum serial data rate of 6.25 Gbps.
Documents
Technical documentation and resources