
SN74LV240APWR
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST CMOS 20-PIN TSSOP T/R
Deep-Dive with AI
Search across all available documentation for this part.

SN74LV240APWR
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST CMOS 20-PIN TSSOP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV240APWR |
|---|---|
| Current - Output High, Low [custom] | 16 mA |
| Current - Output High, Low [custom] | 16 mA |
| Logic Type | Inverting, Buffer |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Supplier Device Package | 20-TSSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.94 | |
| 10 | $ 0.84 | |||
| 25 | $ 0.79 | |||
| 100 | $ 0.65 | |||
| 250 | $ 0.61 | |||
| 500 | $ 0.54 | |||
| 1000 | $ 0.43 | |||
| Digi-Reel® | 1 | $ 0.94 | ||
| 10 | $ 0.84 | |||
| 25 | $ 0.79 | |||
| 100 | $ 0.65 | |||
| 250 | $ 0.61 | |||
| 500 | $ 0.54 | |||
| 1000 | $ 0.43 | |||
| Tape & Reel (TR) | 2000 | $ 0.38 | ||
| 4000 | $ 0.35 | |||
| 6000 | $ 0.35 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.29 | |
| 100 | $ 0.23 | |||
| 250 | $ 0.17 | |||
| 1000 | $ 0.12 | |||
Description
General part information
SN74LV240A Series
These octal buffers/drivers with inverted outputs are designed for 2V to 5.5V VCC operation.
The ’LV240A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
These devices are organized as two 4-bit buffers/line drivers with separate output-enable ( OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
Documents
Technical documentation and resources