Integrated Circuits (ICs)

SN74LVC1G10DCKRG4

Unknown

SINGLE 3-INPUT, 1.65-V TO 5.5-V NAND GATE

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsBus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)Design Summary for WCSP Little Logic (Rev. B)+26

Integrated Circuits (ICs)

SN74LVC1G10DCKRG4

Unknown

Texas Instruments

SINGLE 3-INPUT, 1.65-V TO 5.5-V NAND GATE

Deep-Dive with AI

DocumentsBus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)Design Summary for WCSP Little Logic (Rev. B)+26

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LVC1G10DCKRG4

Current - Output High, Low [x]	32 mA
Current - Output High, Low [y]	32 mA
Current - Quiescent (Max) [Max]	10 µA
Input Logic Level - High [Max]	2 V
Input Logic Level - High [Min]	1.7 V
Input Logic Level - Low [Max]	0.8 V
Input Logic Level - Low [Min]	0.7 V
Logic Type	NAND Gate
Mounting Type	Surface Mount
Number of Circuits	1
Number of Inputs	3
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Package / Case	6-TSSOP, SC-88, SOT-363
Supplier Device Package	SC-70-6
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	1.65 V

SN74LVC1G10 Series

Single 3-input, 1.65-V to 5.5-V NAND gate

Part	Operating Temperature [Max]	Operating Temperature [Min]	Logic Type	Supplier Device Package	Number of Inputs	Current - Quiescent (Max) [Max]	Input Logic Level - Low [Max]	Input Logic Level - Low [Min]	Number of Circuits	Package / Case	Input Logic Level - High [Min]	Input Logic Level - High [Max]	Current - Output High, Low [y]	Current - Output High, Low [x]	Mounting Type	Voltage - Supply [Max]	Voltage - Supply [Min]
Texas Instruments SN74LVC1G10DCKR	125 °C	-40 °C	NAND Gate	SC-70-6	3	10 µA	0.8 V	0.7 V	1	6-TSSOP SC-88 SOT-363	1.7 V	2 V	32 mA	32 mA	Surface Mount	5.5 V	1.65 V
Texas Instruments SN74LVC1G10DSFR	125 °C	-40 °C	NAND Gate	6-SON (1x1)	3	10 µA	0.8 V	0.7 V	1	6-XFDFN	1.7 V	2 V	32 mA	32 mA	Surface Mount	5.5 V	1.65 V
Texas Instruments SN74LVC1G10DCKRG4	125 °C	-40 °C	NAND Gate	SC-70-6	3	10 µA	0.8 V	0.7 V	1	6-TSSOP SC-88 SOT-363	1.7 V	2 V	32 mA	32 mA	Surface Mount	5.5 V	1.65 V
Texas Instruments SN74LVC1G10DRYR	125 °C	-40 °C	NAND Gate	6-SON (1.45x1)	3	10 µA	0.8 V	0.7 V	1	6-UFDFN	1.7 V	2 V	32 mA	32 mA	Surface Mount	5.5 V	1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.47
	Digi-Reel®	1	$ 0.47
	Tape & Reel (TR)	6000	$ 0.13
		15000	$ 0.12
		30000	$ 0.11
		75000	$ 0.10
Texas Instruments	LARGE T&R	1	$ 0.23
		100	$ 0.16
		250	$ 0.12
		1000	$ 0.08

Description

General part information

SN74LVC1G10 Series

The SN74LVC1G10 performs the Boolean function Y =A • B • Cor Y =A+B+Cin positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Documents

Technical documentation and resources

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

SN74LVC1G10DCKRG4

Deep-Dive with AI

SN74LVC1G10DCKRG4

Deep-Dive with AI

Technical Specifications

SN74LVC1G10 Series

Pricing

Description

SN74LVC1G10 Series

Documents

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Design Summary for WCSP Little Logic (Rev. B)

Little Logic Guide 2018 (Rev. G)

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Implications of Slow or Floating CMOS Inputs (Rev. E)

Standard Linear & Logic for PCs, Servers & Motherboards

LVC Characterization Information

LOGIC Pocket Data Book (Rev. B)

Texas Instruments Little Logic Application Report

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

Live Insertion

Selecting the Right Level Translation Solution (Rev. A)

Signal Switch Data Book (Rev. A)

SN74LVC1G10 datasheet (Rev. E)

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Input and Output Characteristics of Digital Integrated Circuits

Low-Voltage Logic (LVC) Designer's Guide

How to Select Little Logic (Rev. A)

Logic Guide (Rev. AB)

TI IBIS File Creation, Validation, and Distribution Processes

Understanding Advanced Bus-Interface Products Design Guide

MSPM0-Based Medical Alarm Design

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

SN74LVC1G10 Series