Zenode.ai Logo
Beta
124-VFTLA Dual Row Exposed Pad
Integrated Circuits (ICs)

MCP37D21T-200I/TL

Active
Microchip Technology

IC ADC 14BIT PIPELINED 124VTLA

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
124-VFTLA Dual Row Exposed Pad
Integrated Circuits (ICs)

MCP37D21T-200I/TL

Active
Microchip Technology

IC ADC 14BIT PIPELINED 124VTLA

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationMCP37D21T-200I/TL
ArchitecturePipelined
ConfigurationMUX-ADC
Data InterfaceLVDS - Parallel, Parallel
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits14
Number of Inputs8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case124-VFTLA Dual Rows, Exposed Pad
Reference TypeInternal
Sampling Rate (Per Second)200 M
Supplier Device Package124-VTLA (9x9)
Voltage - Supply, Analog [Max]1.26 V, 1.89 V
Voltage - Supply, Analog [Min]1.71 V, 1.14 V
Voltage - Supply, Digital [Max]1.26 V, 1.89 V
Voltage - Supply, Digital [Min]1.14 V, 1.71 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

MCP37D21-80 Series

The MCP37D21-80 is a 14-bit pipelined A/D converter with a maximum sampling rate of 80 Msps. The high accuracy of over 73.9 dB Signal-to-Noise Ratio (SNR) and over 93 dB Spurious Free Dynamic Range (SFDR) enable high precision measurements of fast input signals. The device operates at very low power consumption of 320 mW at 80 Msps including LVDS digital I/O. Lower power saving modes are available at 79 mW for Standby and 22 mW for Shutdown. The MCP37D21-80 includes many digital processing features that simplify system design, cost and power usage. These include an integrated digital down-converter with onboard NCO, decimation filters for improved SNR, individual phase, offset and gain adjustment and a fractional delay recovery for time-delay corrections in multi-channel modes. Data is available through the serial DDR LVDS or parallel CMOS interface and configured via SPI. The device is available in the TFBGA-121 package. TFBGA-121 package is qualified for automotive applications (AEC-Q100).

Documents

Technical documentation and resources