
SN74LVC16374ADL
Active16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

SN74LVC16374ADL
Active16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LVC16374ADL |
|---|---|
| Clock Frequency | 150 MHz |
| Current - Output High, Low | 24 mA |
| Current - Quiescent (Iq) | 20 çA |
| Function | Standard |
| Input Capacitance | 5 pF |
| Max Propagation Delay @ V, Max CL | 4.5 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 48-BSSOP |
| Package / Case [y] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 48-SSOP |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 1.65 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 1.76 | |
| 10 | $ 1.58 | |||
| 25 | $ 1.49 | |||
| 100 | $ 1.27 | |||
| 250 | $ 1.20 | |||
| 500 | $ 1.05 | |||
| 1000 | $ 0.87 | |||
| 2500 | $ 0.81 | |||
| 5000 | $ 0.78 | |||
| Texas Instruments | TUBE | 1 | $ 1.46 | |
| 100 | $ 1.13 | |||
| 250 | $ 0.83 | |||
| 1000 | $ 0.59 | |||
Description
General part information
SN74LVC16374A Series
This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCCoperation.
The SN74LVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
Documents
Technical documentation and resources