CDCLVP2106RHAT
ActiveCLOCK FANOUT BUFFER 12-OUT 2-IN 1:6 40-PIN VQFN EP T/R
Deep-Dive with AI
Search across all available documentation for this part.
CDCLVP2106RHAT
ActiveCLOCK FANOUT BUFFER 12-OUT 2-IN 1:6 40-PIN VQFN EP T/R
Technical Specifications
Parameters and characteristics for this part
| Specification | CDCLVP2106RHAT |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 2 GHz |
| Input | LVCMOS, LVTTL, LVPECL, LVDS |
| Mounting Type | Surface Mount |
| Number of Circuits | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 40-VFQFN Exposed Pad |
| Ratio - Input:Output | 1:12 |
| Supplier Device Package | 40-VQFN (6x6) |
| Type | Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 250 | $ 11.28 | |
| 500 | $ 10.55 | |||
| Texas Instruments | SMALL T&R | 1 | $ 11.96 | |
| 100 | $ 10.45 | |||
| 250 | $ 8.06 | |||
| 1000 | $ 7.21 | |||
Description
General part information
CDCLVP2106 Series
The CDCLVP2106 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 20 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2106 clock buffer distributes two clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2106 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
Documents
Technical documentation and resources
