Zenode.ai Logo
Beta
AD6657ABBCZRL
Integrated Circuits (ICs)

AD9278BBCZ

Active
Analog Devices

OCTAL LNA/VGA/AAF/ADC AND CW I/Q DEMODULATOR

Deep-Dive with AI

Search across all available documentation for this part.

AD6657ABBCZRL
Integrated Circuits (ICs)

AD9278BBCZ

Active
Analog Devices

OCTAL LNA/VGA/AAF/ADC AND CW I/Q DEMODULATOR

Technical Specifications

Parameters and characteristics for this part

SpecificationAD9278BBCZ
Data InterfaceSPI
Mounting TypeSurface Mount
Number of Channels8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / CaseCSPBGA, 144-LFBGA
Resolution (Bits)12 b
Sampling Rate (Per Second)50 M
Supplier Device Package144-CSPBGA (10x10)
TypeAAF, Demodulator, LNA, VGA, ADC
Voltage - Supply [Max]1.9 V, 3.6 V
Voltage - Supply [Min]2.7 V, 1.7 V
Voltage Supply SourceAnalog and Digital

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 109.72
10$ 88.74
25$ 83.39
80$ 83.00

Description

General part information

AD9278 Series

The AD9278 is designed for low cost, low power, small size, and ease of use. It contains eight channels of a variable gain amplifier (VGA) with a low noise preamplifier (LNA); an anti-aliasing filter (AAF); a 12-bit, 10 MSPS to 65 MSPS analog-to-digital converter (ADC); and an I/Q demodulator with programmable phase rotation.Each channel features a variable gain range of 45 dB, a fully differential signal path, an active input preamplifier termination, a maximum gain of up to 51 dB, and an ADC with a conversion rate of up to 65 MSPS. The channel is optimized for dynamic performance and low power in applications where a small package size is critical.The LNA has a single-ended-to-differential gain that is selectable through the SPI. The LNA input noise is typically 1.3 nV/√Hz at a gain of 21.3 dB, and the combined input-referred noise of the entire channel is 1.3 nV/√Hz at maximum gain. Assuming a 15 MHz noise bandwidth (NBW) and a 21.3 dB LNA gain, the input SNR is roughly 88 dB. In CW Doppler mode, each LNA output drives an I/Q demodulator. Each demodulator has independently programmable phase rotation through the SPI with 16 phase settings.The AD9278 requires a LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock (DCO±) for capturing data on the output and a frame clock (FCO±) trigger for signaling a new output byte are provided.Powering down individual channels is supported to increase battery life for portable applications. A standby mode option allows quick power-up for power cycling. In CW Doppler operation, the VGA, AAF, and ADC are powered down. The power of the TGC path scales with selectable ADC speed power modes.The ADC contains several features designed to maximize flexibility and minimize system cost, such as a programmable clock, data alignment, and programmable digital test pattern generation. The digital test patterns include built-in fixed patterns, built-in pseudo-random patterns, and custom user-defined test patterns entered via the serial port interface.Fabricated in an advanced BiCMOS process, the AD9278 is available in a 10 mm × 10 mm, RoHS compliant, 144-lead BGA. It is specified over the industrial temperature range of −40°C to +85°C.