
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | AT90CAN128-15MT |
|---|---|
| Connectivity | I2C, SPI, CANbus, UART/USART |
| Core Processor | AVR |
| Core Size | 8-Bit |
| Data Converters [custom] | 8 |
| Data Converters [custom] | 10 |
| EEPROM Size | 4K x 8 |
| Grade | Automotive |
| Mounting Type | Surface Mount |
| Number of I/O | 53 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Oscillator Type | Internal |
| Package / Case | 64-VFQFN Exposed Pad |
| Program Memory Size | 128 KB |
| Program Memory Type | FLASH |
| Qualification | AEC-Q100 |
| RAM Size | 4K x 8 |
| Speed | 16 MHz |
| Supplier Device Package | 64-QFN (9x9) |
| Voltage - Supply (Vcc/Vdd) [Max] | 5.5 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Microchip Direct | T/R | 1 | $ 16.32 | |
| 25 | $ 14.95 | |||
| 100 | $ 13.54 | |||
| 1000 | $ 12.45 | |||
| 5000 | $ 11.86 | |||
Description
General part information
AT90CAN128 Series
The high-performance, low-power Microchip 8-bit AVR RISC-basedmicrocontroller combines 128 KB ISP flash memory, 4KB EEPROM, 4KB SRAM, 53 general purpose I/O lines, 32 general purpose working registers, CAN controller (V2.0A/V2.0B compliant), real time counter, four flexible timer/counters with compare modes and PWM, two USARTs, byte oriented two-wire serial interface, an 8-channel 10-bit A/D converter with optional differential input stage with programmable gain, programmable watchdog timer with internal oscillator, SPI serial port, JTAG test interface (IEEE 1149.1 compliant) for on-chip debugging, and five software selectable power saving modes. The device supports a throughput of 16 MIPS at 16 MHz and operates between 2.7-5.5 volts.
By executing powerful instructions in a single clock cycle, the device achieves throughputs approaching 1 MIPS per MHz, balancing power consumption and processing speed.
Documents
Technical documentation and resources