STM32WLE5JCI6
ActiveSUB-GHZ WIRELESS MICROCONTROLLERS. ARM CORTEX-M4 @48 MHZ WITH 256 KBYTES OF FLASH MEMORY, 64 KBYTES OF SRAM. LORA, (G)FSK, (G)MSK, BPSK MODULATIONS. AES 256-BIT. MULTIPROTOCOL SYSTEM-ON-CHIP.
Deep-Dive with AI
Search across all available documentation for this part.
STM32WLE5JCI6
ActiveSUB-GHZ WIRELESS MICROCONTROLLERS. ARM CORTEX-M4 @48 MHZ WITH 256 KBYTES OF FLASH MEMORY, 64 KBYTES OF SRAM. LORA, (G)FSK, (G)MSK, BPSK MODULATIONS. AES 256-BIT. MULTIPROTOCOL SYSTEM-ON-CHIP.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | STM32WLE5JCI6 |
|---|---|
| Current - Receiving [Max] | 68 mA |
| Current - Receiving [Min] | 63 mA |
| Current - Transmitting [Max] | 310 mA |
| Current - Transmitting [Min] | 160 mA |
| Data Rate (Max) | 300 kbps |
| Frequency [Max] | 960 MHz |
| Frequency [Min] | 150 MHz |
| GPIO | 43 |
| Memory Size | 256 kB |
| Modulation | FSK, GMSK, MSK, GFSK, BPSK |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Package / Case | 73-UFBGA |
| Power - Output | 22 dBm |
| Protocol | LoRa™ |
| RF Family/Standard | 802.15.4 |
| Sensitivity | -148 dBm |
| Serial Interfaces | UART, ADC, GPIO, I2C, IrDA, SPI, USART |
| Supplier Device Package | 73-UFBGA (5x5) |
| Type | TxRx + MCU |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 1.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
STM32WLE5JC Series
The STM32WLE5/E4xx long-range wireless and ultra-low-power devices embed a powerful and ultra-low-power LPWAN-compliant radio solution, enabling the following modulations: LoRa®, (G)FSK, (G)MSK, and BPSK.
The LoRa®modulation is available in STM32WLx5xx only.
These devices are designed to be extremely low-power and are based on the high-performance Arm®Cortex®-M4 32-bit RISC core operating at a frequency of up to 48 MHz. This core implements a full set of DSP instructions and an independent memory protection unit (MPU) that enhances the application security.
Documents
Technical documentation and resources
