Zenode.ai Logo
Beta
Product Image
Integrated Circuits (ICs)

NLSX3012MUTAG

Obsolete
ON Semiconductor

1.3V~4.5V 1 2 900MV~4.5V 100MBPS UDFN-8(1.2X1.8) TRANSLATORS, LEVEL SHIFTERS ROHS

Deep-Dive with AI

Search across all available documentation for this part.

Product Image
Integrated Circuits (ICs)

NLSX3012MUTAG

Obsolete
ON Semiconductor

1.3V~4.5V 1 2 900MV~4.5V 100MBPS UDFN-8(1.2X1.8) TRANSLATORS, LEVEL SHIFTERS ROHS

Technical Specifications

Parameters and characteristics for this part

SpecificationNLSX3012MUTAG
Channel TypeBidirectional
Channels per Circuit2
Data Rate100 Mbps
FeaturesAuto-Direction Sensing
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case8-UFDFN
Supplier Device Package8-UDFN (1.8x1.2)
Translator TypeVoltage Level
Voltage - VCCA [Max]4.5 V
Voltage - VCCA [Min]0.9 V
Voltage - VCCB [Max]4.5 V
Voltage - VCCB [Min]1.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 2.37
10$ 2.13
25$ 2.00
100$ 1.60
250$ 1.40
500$ 1.36
1000$ 1.08
Digi-Reel® 1$ 2.37
10$ 2.13
25$ 2.00
100$ 1.60
250$ 1.40
500$ 1.36
1000$ 1.08
Tape & Reel (TR) 3000$ 1.04
6000$ 1.00
LCSCN/A 1$ 0.00

Description

General part information

NLSX3012 Series

The NLSX3012 is a 2 bit configurable dual-supply bidirectional level translator without a direction control pin. The I/O Vcc minus and I/O VL minus ports are designed to track two different power supply rails, Vcc and VL respectively. The VCC supply rail is configurable from 1.3 V to 4.5 V while the VL supply rail is configurable from 0.9 V to VCC minus 0.4V. This allows lower voltage logic signals on the VL side to be translated into higher voltage logic signals on the VCC side, and higher voltage logic signals on the VL side to be translated into lower voltage logic signals on the Vcc side. Both I/O ports are auto sensing; requiring no direction pin. The Output Enable input, when Low, disables both I/O ports by putting them in 3 state. This significantly reduces the supply currents from both Vcc and VL. The EN signal is designed to track VL.