Zenode.ai Logo
Beta
Texas Instruments-TLV320AIC32IRHBTG4 Audio CODECs General Purpose Audio Codec 2ADC / 2DAC Ch 32-Pin VQFN EP T/R
Integrated Circuits (ICs)

ADS6124IRHBR

Active
Texas Instruments

1-CHANNEL SINGLE ADC PIPELINED 105MSPS 12-BIT SERIAL (3-WIRE)/LVDS 32-PIN VQFN EP T/R

Texas Instruments-TLV320AIC32IRHBTG4 Audio CODECs General Purpose Audio Codec 2ADC / 2DAC Ch 32-Pin VQFN EP T/R
Integrated Circuits (ICs)

ADS6124IRHBR

Active
Texas Instruments

1-CHANNEL SINGLE ADC PIPELINED 105MSPS 12-BIT SERIAL (3-WIRE)/LVDS 32-PIN VQFN EP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationADS6124IRHBR
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel, Parallel
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits12 bits
Number of Inputs1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case32-VFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeInternal
Sampling Rate (Per Second)105 M
Supplier Device Package32-VQFN (5x5)
Voltage - Supply, Analog [Max]3.6 V
Voltage - Supply, Analog [Min]3 V
Voltage - Supply, Digital [Max]3.6 V
Voltage - Supply, Digital [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 3000$ 27.67
Texas InstrumentsLARGE T&R 1$ 33.80
100$ 30.05
250$ 24.70
1000$ 22.09

Description

General part information

ADS6124 Series

ADS6125/ADS6124/ADS6123/ADS6122 (ADS612X) is a family of 12-bit A/D converters with sampling frequencies up to 125 MSPS. It combines high performance and low power consumption in a compact 32 QFN package. Using an internal high bandwidth sample and hold and a low jitter clock buffer helps to achieve high SNR and high SFDR even at high input frequencies.

It features coarse and fine gain options that are used to improve SFDR performance at lower full-scale analog input ranges.

The digital data outputs are either parallel CMOS or DDR LVDS (Double Data Rate). Several features exist to ease data capture such as — controls for output clock position and output buffer drive strength, and LVDS current and internal termination programmability.