Integrated Circuits (ICs)

SN74AVC16373DGGR

Active

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet Errata for SN74AVC16373 Device Type AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C)+13

Integrated Circuits (ICs)

SN74AVC16373DGGR

Active

Texas Instruments

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

Deep-Dive with AI

DocumentsDatasheet Errata for SN74AVC16373 Device Type AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C)+13

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74AVC16373DGGR

Circuit [custom]	8
Circuit [custom]	8
Current - Output High, Low [custom]	12 mA
Current - Output High, Low [custom]	12 mA
Delay Time - Propagation	7.2 ns
Independent Circuits	2
Logic Type	D-Type Transparent Latch
Mounting Type	Surface Mount
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	Tri-State
Package / Case	48-TFSOP
Package / Case	0.24 in
Package / Case [custom]	6.1 mm
Supplier Device Package	48-TSSOP
Voltage - Supply [Max]	3.6 V
Voltage - Supply [Min]	1.4 V

SN74AVC16373 Series

16-Bit Transparent D-Type Latch With 3-State Outputs

Part	Voltage - Supply [Min]	Voltage - Supply [Max]	Independent Circuits	Output Type	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Circuit [custom]	Circuit [custom]	Logic Type	Operating Temperature [Max]	Operating Temperature [Min]	Delay Time - Propagation	Package / Case	Package / Case	Package / Case [custom]	Supplier Device Package	Mounting Type
Texas Instruments SN74AVC16373DGGR	1.4 V	3.6 V	2	Tri-State	12 mA	12 mA	8	8	D-Type Transparent Latch	85 °C	-40 °C	7.2 ns	48-TFSOP	0.24 in	6.1 mm	48-TSSOP	Surface Mount
Texas Instruments SN74AVC16373ZQLR	1.4 V	3.6 V	2	Tri-State	12 mA	12 mA	8	8	D-Type Transparent Latch	85 °C	-40 °C	7.2 ns	56-VFBGA			56-BGA Microstar Junior (7x4.5)	Surface Mount
Texas Instruments SN74AVC16373GQLR	1.4 V	3.6 V	2	Tri-State	12 mA	12 mA	8	8	D-Type Transparent Latch	85 °C	-40 °C	7.2 ns	56-VFBGA			56-BGA Microstar Junior (7x4.5)	Surface Mount
Texas Instruments SN74AVC16373DGVR	1.4 V	3.6 V	2	Tri-State	12 mA	12 mA	8	8	D-Type Transparent Latch	85 °C	-40 °C	7.2 ns	48-TFSOP	0.173 in 4.4 mm			Surface Mount

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 5.24
		10	$ 4.70
		25	$ 4.45
		100	$ 3.85
		250	$ 3.66
		500	$ 3.28
		1000	$ 2.77
	Digi-Reel®	1	$ 5.24
		10	$ 4.70
		25	$ 4.45
		100	$ 3.85
		250	$ 3.66
		500	$ 3.28
		1000	$ 2.77
	Tape & Reel (TR)	2000	$ 2.63
Texas Instruments	LARGE T&R	1	$ 3.95
		100	$ 3.46
		250	$ 2.43
		1000	$ 1.96

Description

General part information

SN74AVC16373 Series

A Dynamic Output Control (DOC™) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical VOLvs IOLand VOHvs IOHcurves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports,AVC Logic Family Technology and Applications, literature number SCEA006, andDynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V VCC, but is designed specifically for 1.65-V to 3.6-V VCCoperation.

The SN74AVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.