Zenode.ai Logo
Beta
SOIC (D)
Integrated Circuits (ICs)

CD4027BMT

Obsolete
Texas Instruments

CMOS DUAL J-K MASTER-SLAVE FLIP-FLOP

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (D)
Integrated Circuits (ICs)

CD4027BMT

Obsolete
Texas Instruments

CMOS DUAL J-K MASTER-SLAVE FLIP-FLOP

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4027BMT
Clock Frequency24 MHz
Current - Output High, Low [custom]6.8 mA
Current - Output High, Low [custom]6.8 mA
Current - Quiescent (Iq)4 çA
FunctionReset, Set(Preset)
Input Capacitance5 pF
Max Propagation Delay @ V, Max CL90 ns
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeComplementary
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package16-SOIC
Trigger TypePositive Edge
TypeJK Type
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.17
10$ 1.05
25$ 0.99
100$ 0.82
Digi-Reel® 1$ 1.17
10$ 1.05
25$ 0.99
100$ 0.82
Tape & Reel (TR) 250$ 0.76
500$ 0.67
1250$ 0.53
2500$ 0.50
6250$ 0.47
12500$ 0.45
Texas InstrumentsSMALL T&R 1$ 0.87
100$ 0.67
250$ 0.49
1000$ 0.35

Description

General part information

CD4027B Series

CD4027B is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K flip flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q andQsignals are provided as outputs. This input-output arrangement provides for compatibile operation with the RCA-CD4013B dual D-type flip-flop.

The CD4027B is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the postitive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input.

The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffice), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).